{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:03:05Z","timestamp":1781884985828,"version":"3.54.5"},"reference-count":156,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T00:00:00Z","timestamp":1744416000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2025,6,30]]},"abstract":"<jats:p>With the growing demand for enhanced performance and scalability in cloud applications and systems, data center architectures are evolving to incorporate heterogeneous computing fabrics that leverage CPUs, GPUs, and FPGAs. Unlike traditional processing platforms like CPUs and GPUs, FPGAs offer the unique ability for hardware reconfiguration at runtime, enabling improved and tailored performance, flexibility, and acceleration. FPGAs excel at executing large-scale search optimization, acceleration, and signal processing tasks while consuming low power and minimizing latency. Major public cloud providers, such as Amazon, Huawei, Microsoft, Alibaba, and others, have already begun integrating FPGA-based cloud acceleration services into their offerings. Although FPGAs in cloud applications facilitate customized hardware acceleration, they also introduce new security challenges that demand attention. Granting cloud users the capability to reconfigure hardware designs after deployment may create potential vulnerabilities for malicious users, thereby jeopardizing entire cloud platforms. In particular, multi-tenant FPGA services, where a single FPGA is divided spatially among multiple users, are highly vulnerable to such attacks. This article examines the security concerns associated with multi-tenant cloud FPGAs, provides a comprehensive overview of the related security, privacy and trust issues, and discusses forthcoming challenges in this evolving field of study.<\/jats:p>","DOI":"10.1145\/3713078","type":"journal-article","created":{"date-parts":[[2025,1,27]],"date-time":"2025-01-27T11:36:12Z","timestamp":1737977772000},"page":"1-44","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Multi-Tenant Cloud FPGA: A Survey on Security, Trust, and Privacy"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7389-7232","authenticated-orcid":false,"given":"Muhammed","family":"Kawser Ahmed","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2849-7197","authenticated-orcid":false,"given":"Maximillian","family":"Panoff Kealoha","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9277-5043","authenticated-orcid":false,"given":"Joel","family":"Mandebi Mbongue","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5311-9367","authenticated-orcid":false,"given":"Sujan Kumar","family":"Saha","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6434-8741","authenticated-orcid":false,"given":"Erman","family":"Nghonda Tchinda","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-9033-0263","authenticated-orcid":false,"given":"Peter Esenju","family":"Mbua","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9042-9470","authenticated-orcid":false,"given":"Christophe","family":"Bobda","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,4,12]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"Design-Reuse. 2005. Methodology for Protection and Licensing of HDL IP. Retrieved from https:\/\/www.design-reuse.com\/articles\/12745\/methodology-for-protection-and-licensing-of-hdl-ip.html"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2015.7274481"},{"key":"e_1_3_1_4_2","unstructured":"Intel. 2015. Overview on Signing and Whitelisting for Intel\u00ae Software Guard Extension (Intel\u00ae SGX) Enclaves Scope."},{"key":"e_1_3_1_5_2","unstructured":"Amazon. 2016. Developer Preview \u2013 EC2 Instances (F1) with Programmable Hardware \u2014 AWS News Blog. Retrieved from https:\/\/aws.amazon.com\/blogs\/aws\/developer-preview-ec2-instances-f1-with-programmable-hardware\/"},{"key":"e_1_3_1_6_2","unstructured":"Xilinx. 2017. Baidu Deploys Xilinx FPGAs in New Public Cloud Acceleration Services. 2017. Retrieved from https:\/\/www.xilinx.com\/news\/press\/2017\/baidu-deploys-xilinx-fpgas-in-new-public-cloud-acceleration-services.html"},{"key":"e_1_3_1_7_2","unstructured":"Amazon. 2017. How DNAnexus and Edico Genome are Powering Precision Medicine on Amazon Web Services (AWS) \u2014 AWS Partner Network (APN) Blog. Retrieved from https:\/\/aws.amazon.com\/blogs\/apn\/how-dnanexus-and-edico-genome-are-powering-precision-medicine-on-amazon-web-services-aws\/"},{"key":"e_1_3_1_8_2","unstructured":"Xilinx. 2017. Xilinx Powers Huawei FPGA Accelerated Cloud Server. Retrieved from https:\/\/www.xilinx.com\/news\/press\/2017\/xilinx-powers-huawei-fpga-accelerated-cloud-server.html"},{"key":"e_1_3_1_9_2","unstructured":"The Broadcast Knowledge. 2020. NGCodec Archives \u2013 The Broadcast Knowledge. Retrieved from https:\/\/thebroadcastknowledge.com\/tag\/ngcodec\/"},{"key":"e_1_3_1_10_2","unstructured":"HPCwire. 2020. Nimbix Introduces Xilinx Alveo U50 Accelerator Cards on the Nimbix Cloud with Broad Application Support. Retrieved from https:\/\/www.hpcwire.com\/off-the-wire\/nimbix-introduces-xilinx-alveo-u50-accelerator-cards-on-the-nimbix-cloud-with-broad-application-support\/"},{"key":"e_1_3_1_11_2","unstructured":"Marketsandmarkets. 2022. FPGA Market Size Share and Trends Forecast to 2026 \u2014 MarketsandMarkets\u2122. Retrieved from https:\/\/www.marketsandmarkets.com\/Market-Reports\/fpga-market-194123367.html"},{"key":"e_1_3_1_12_2","unstructured":"Alibaba Cloud. 2022. Instance Family. Retrieved from https:\/\/www.alibabacloud.com\/help\/en\/doc-detail\/25378.html"},{"key":"e_1_3_1_13_2","unstructured":"Tencent. 2022. Instance Types \u2014 Tencent Cloud. Retrieved from https:\/\/intl.cloud.tencent.com\/document\/product\/213\/11518#FX2"},{"key":"e_1_3_1_14_2","first-page":"60","volume-title":"Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications","author":"Abdel-Hamid A. T.","year":"2003","unstructured":"A. T. Abdel-Hamid, S. Tahar, and El Mostapha Aboulhamid. 2003. IP watermarking techniques: Survey and comparison. In Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 60\u201365. DOI: 10.1109\/IWSOC.2003.1213006"},{"key":"e_1_3_1_15_2","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/HOTI.2017.13","volume-title":"Proceedings of the IEEE 25th Annual Symposium on High-Performance Interconnects (HOTI \u201917)","volume":"10","author":"Abel Francis","year":"2017","unstructured":"Francis Abel, Jagath Weerasinghe, Christoph Hagleitner, Beat Weiss, and Stephan Paredes. 2017. An FPGA platform for hyperscalers. In Proceedings of the IEEE 25th Annual Symposium on High-Performance Interconnects (HOTI \u201917), Vol. 10, 29\u201332. DOI: 10.1109\/HOTI.2017.13"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.110"},{"key":"e_1_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Rashmi Agrawal Leo de Castro Guowei Yang Chiraag Juvekar Rabia Yazicigil Anantha Chandrakasan Vinod Vaikuntanathan and Ajay Joshi. 2022. FAB: An FPGA-based accelerator for bootstrappable fully homomorphic encryption. arXiv:2207.11872. Retrieved from https:\/\/doi.org\/abs\/2207.11872","DOI":"10.1109\/HPCA56546.2023.10070953"},{"key":"e_1_3_1_18_2","first-page":"1","volume-title":"Proceedings of the IEEE 8th World Forum on Internet of Things (WF-IoT \u201922)","author":"Ahmed Muhammed Kawser","year":"2022","unstructured":"Muhammed Kawser Ahmed, Sujan Kumar Saha, and Christophe Bobda. 2022. Trusted IP solution in multi-tenant cloud FPGA platform. In Proceedings of the IEEE 8th World Forum on Internet of Things (WF-IoT \u201922), 1\u20136. DOI: 10.1109\/WF-IoT54382.2022.10152167"},{"key":"e_1_3_1_19_2","first-page":"1","volume-title":"Proceedings of the IEEE 6th World Forum on Internet of Things (WF-IoT \u201920)","author":"Ahmed Muhammed Kawser","year":"2020","unstructured":"Muhammed Kawser Ahmed, Venkata P. Yanambaka, Ahmed Abdelgawad, and Kumar Yelamarthi. 2020. Physical unclonable function based hardware security for resource constraint IoT devices. In Proceedings of the IEEE 6th World Forum on Internet of Things (WF-IoT \u201920), 1\u20132. DOI: 10.1109\/WF-IoT48130.2020.9221357"},{"key":"e_1_3_1_20_2","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/FDTC.2019.00015","volume-title":"Proceedings of the Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC \u201919)","author":"Alam Md Mahbub","year":"2019","unstructured":"Md Mahbub Alam, Shahin Tajik, Fatemeh Ganji, Mark Tehranipoor, and Domenic Forte. 2019. RAM-Jam: Remote temperature and voltage fault attack on FPGAs using memory collisions. In Proceedings of the Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC \u201919), 48\u201355. DOI: 10.1109\/FDTC.2019.00015"},{"key":"e_1_3_1_21_2","volume-title":"Proceedings of the IEEE 8th International Symposium on Service Oriented System Engineering (SOSE \u201914)","author":"Aljahdali Hussain","year":"2014","unstructured":"Hussain Aljahdali, Abdulaziz Albatli, Peter Garraghan, Paul Townend, Lydia Lau, and Jie Xu. 2014. Multi-tenancy in cloud computing. In Proceedings of the IEEE 8th International Symposium on Service Oriented System Engineering (SOSE \u201914). DOI: 10.1109\/SOSE.2014.50"},{"key":"e_1_3_1_22_2","unstructured":"Amazon Web Services Inc. Year of Publication (if available). Amazon EC2 Graviton Instances. Retrieved from https:\/\/aws.amazon.com\/ec2\/graviton\/"},{"key":"e_1_3_1_23_2","unstructured":"Apple. 2020. Secure Enclave \u2013 Apple Support (UK). Retrieved from https:\/\/support.apple.com\/en-gb\/guide\/security\/sec59b0b31ff\/web"},{"key":"e_1_3_1_24_2","unstructured":"Apple Inc. Year of publication (if available). Apple T2 Security Chip Overview. Retrieved from https:\/\/www.apple.com\/jp\/mac\/docs\/Apple_T2_Security_Chip_Overview.pdf"},{"key":"e_1_3_1_25_2","unstructured":"ARM. 2005. TrustZone: SoC and CPU System-Wide Approach to Security."},{"key":"e_1_3_1_26_2","unstructured":"Md Armanuzzaman and Ziming Zhao. 2022. BYOTee: Towards building your own trusted execution environments using FPGA. arXiv:2203.04214 [cs.CR]. Retrieved from https:\/\/arxiv.org\/abs\/2203.04214"},{"key":"e_1_3_1_27_2","doi-asserted-by":"crossref","first-page":"1900","DOI":"10.1109\/ACCESS.2017.2661582","article-title":"Virtualized execution runtime for FPGA accelerators in the cloud","volume":"5","author":"Asiatici Mikhail","year":"2017","unstructured":"Mikhail Asiatici, Nithin George, Kizheppatt Vipin, Suhaib A. Fahmy, and Paolo Ienne. 2017. Virtualized execution runtime for FPGA accelerators in the cloud. IEEE Access 5 (2017), 1900\u20131910.","journal-title":"IEEE Access"},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1145\/3560810.3560852","volume-title":"Proceedings of the 2022 on Cloud Computing Security Workshop (CCSW \u201922)","author":"Aysu Aydin","year":"2022","unstructured":"Aydin Aysu. 2022. Multi-tenant cloud FPGAs: Side-channel security and safety. In Proceedings of the 2022 on Cloud Computing Security Workshop (CCSW \u201922). ACM, New York, NY, 7\u20138. DOI: 10.1145\/3560810.3560852"},{"key":"e_1_3_1_29_2","unstructured":"Arnab Bag Sikhar Patranabis Debapriya Basu Roy and Debdeep Mukhopadhyay. 2018. Cryptographically secure multi-tenant provisioning of FPGAs. arXiv:1802.04136. Retrieved from https:\/\/arxiv.org\/abs\/1802.04136"},{"key":"e_1_3_1_30_2","unstructured":"Raad Bahmani Ferdinand Brasser Ghada Dessouky Patrick Jauernig Matthias Klimmek Ahmad-Reza Sadeghi and Emmanuel Stapf. 2020. CURE: A Security architecture with customizable and resilient enclaves. arXiv:2010.15866. Retrieved from https:\/\/arxiv.org\/abs\/2010.15866"},{"key":"e_1_3_1_31_2","first-page":"536","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD \u201915)","author":"Basak Abhishek","year":"2015","unstructured":"Abhishek Basak, Swarup Bhunia, and Sandip Ray. 2015. A flexible architecture for systematic implementation of SoC security policies. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD \u201915). IEEE Press, Piscataway, NJ, 536\u2013543. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=2840819.2840894"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2658544"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"e_1_3_1_34_2","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1109\/ICFPT51103.2020.00023","volume-title":"2020 Proceedings of the International Conference of Field-Programmable Technology (ICFPT)","author":"Boutros Andrew","year":"2020","unstructured":"Andrew Boutros, Mathew Hall, Nicolas Papernot, and Vaughn Betz. 2020. Neighbors from hell: Voltage attacks against deep learning accelerators on multi-tenant FPGAs. In 2020 Proceedings of the International Conference of Field-Programmable Technology (ICFPT), 103\u2013111."},{"key":"e_1_3_1_35_2","first-page":"109","volume-title":"Proceedings of the IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines (FCCM \u201914)","author":"Byma Stuart","year":"2014","unstructured":"Stuart Byma, J. Gregory Steffan, Hadi Bannazadeh, Alberto Leon-Garcia, and Paul Chow. 2014. FPGAs in the cloud: Booting virtualized hardware accelerators with OpenStack. In Proceedings of the IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines (FCCM \u201914), 109\u2013116. DOI: 10.1109\/FCCM.2014.42"},{"key":"e_1_3_1_36_2","first-page":"1","volume-title":"Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201916)","author":"Caulfield Adrian M.","year":"2016","unstructured":"Adrian M. Caulfield, Eric S. Chung, Andrew Putnam, Hari Angepat, Jeremy Fowers, Michael Haselman, Stephen Heil, Matt Humphrey, Puneet Kaur, Joo-Young Kim, et al. 2016. A cloud-scale acceleration architecture. In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201916), 1\u201313. DOI: 10.1109\/MICRO.2016.7783710"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"e_1_3_1_38_2","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1007\/978-3-642-04138-9_28","volume-title":"Proceedings of the 11th International Workshop Lausanne on Cryptographic Hardware and Embedded Systems (CHES \u201909)","author":"Chakraborty Rajat Subhra","year":"2009","unstructured":"Rajat Subhra Chakraborty, Francis Wolff, Somnath Paul, Christos Papachristou, and Swarup Bhunia. 2009. MERO: A statistical approach for hardware Trojan detection. In Proceedings of the 11th International Workshop Lausanne on Cryptographic Hardware and Embedded Systems (CHES \u201909). Springer, 396\u2013410."},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/78.824679"},{"key":"e_1_3_1_40_2","first-page":"1","volume-title":"CF \u201914: Proceedings of the 11th ACM Conference on Computing Frontiers","author":"Chen Fei","year":"2014","unstructured":"Fei Chen, Yi Shan, Yu Zhang, Yu Wang, Hubertus Franke, Xiaotao Chang, and Kun Wang. 2014. Enabling FPGAs in the cloud. In CF \u201914: Proceedings of the 11th ACM Conference on Computing Frontiers, Article 3, 1\u201310. DOI: 10.1145\/2597917.2597929"},{"key":"e_1_3_1_41_2","first-page":"3","volume-title":"Proceedings of the 11th ACM Conference on Computing Frontiers","author":"Chen Fei","year":"2014","unstructured":"Fei Chen, Yi Shan, Yu Zhang, Yu Wang, Hubertus Franke, Xiaotao Chang, and Kun Wang. 2014b. Enabling FPGAs in the cloud. In Proceedings of the 11th ACM Conference on Computing Frontiers. ACM, 3."},{"key":"e_1_3_1_42_2","first-page":"124","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC \u201917)","author":"Chiou Derek","year":"2017","unstructured":"Derek Chiou. 2017. The Microsoft catapult project. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC \u201917), 124\u2013124. DOI: 10.1109\/IISWC.2017.8167769"},{"key":"e_1_3_1_43_2","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1145\/1950413.1950435","volume-title":"Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA \u201911)","author":"Chung Eric S.","year":"2011","unstructured":"Eric S. Chung, James C. Hoe, and Ken Mai. 2011. CoRAM: an in-fabric memory architecture for FPGA-based computing. In Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA \u201911). ACM, New York, NY, 97\u2013106. DOI: 10.1145\/1950413.1950435"},{"key":"e_1_3_1_44_2","first-page":"1622","volume-title":"Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE \u201916)","author":"Cilardo Alessandro","year":"2016","unstructured":"Alessandro Cilardo and Domenico Argenziano. 2016. Securing the cloud with reconfigurable computing: An FPGA accelerator for homomorphic encryption. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE \u201916), 1622\u20131627."},{"key":"e_1_3_1_45_2","volume-title":"Proceedings of the 8th Annual MAPLD International Conference","author":"Conger Chris","year":"2005","unstructured":"Chris Conger, Ian Troxel, Daniel Espinosa, Vikas Aggarwal, and Alan George. 2005. NARC: Network-Attached Reconfigurable Computing for High-performance Network-based Applications. In Proceedings of the 8th Annual MAPLD International Conference. Retrieved from https:\/\/klabs.org\/mapld05\/abstracts\/233_conger_a.html"},{"key":"e_1_3_1_46_2","unstructured":"Intel Corporation. 2023. Intel\u00ae Scalable I\/O Virtualization Technical Specification. Technical Report. Intel. Retrieved July 31 2024 from https:\/\/cdrdv2-public.intel.com\/671403\/intel-scalable-io-virtualization-technical-specification.pdf"},{"key":"e_1_3_1_47_2","unstructured":"Anamaria Costache and Nigel P. Smart. 2015. Which Ring Based Somewhat Homomorphic Encryption Scheme is Best? Cryptology ePrint Archive Paper 2015\/889. Retrieved from https:\/\/eprint.iacr.org\/2015\/889https:\/\/eprint.iacr.org\/2015\/889"},{"key":"e_1_3_1_48_2","volume-title":"and improved counter-measuresProceedings of the 3rd International Conference on Signals, Circuits and Systems (SCS \u201909)","author":"Danger Jean Luc","year":"2009","unstructured":"Jean Luc Danger, Sylvain Guilley, Shivam Bhasin, and Maxime Nassar. 2009. Overview of dual rail with precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors - New attacks and improved counter-measures. In Proceedings of the 3rd International Conference on Signals, Circuits and Systems (SCS \u201909). DOI: 10.1109\/ICSCS.2009.5412599"},{"key":"e_1_3_1_49_2","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1109\/EuroSP51992.2021.00040","volume-title":"Proceedings of the IEEE European Symposium on Security and Privacy (EuroS&P \u201921)","author":"Dessouky Ghada","year":"2021","unstructured":"Ghada Dessouky, Ahmad-Reza Sadeghi, and Shaza Zeitouni. 2021. SoK: Secure FPGA multi-tenancy in the cloud: Challenges and opportunities. In Proceedings of the IEEE European Symposium on Security and Privacy (EuroS&P \u201921), 487\u2013506. DOI: 10.1109\/EuroSP51992.2021.00040"},{"key":"e_1_3_1_50_2","first-page":"391","volume-title":"32nd International Conference on Field-Programmable Logic and Applications (FPL \u201922)","author":"Diktopoulos Christos","year":"2022","unstructured":"Christos Diktopoulos, Konstantinos Georgopoulos, Andreas Brokalakis, Georgios Christou, Grigorios Chrysos, Ioannis Morianos, and Sotiris Ioannidis. 2022. Assessing the effectiveness of active fences against SCAs for multi-tenant FPGAs. In Proceedings of the 32nd International Conference on Field-Programmable Logic and Applications (FPL \u201922), 391\u2013396. DOI: 10.1109\/FPL57034.2022.00065"},{"key":"e_1_3_1_51_2","doi-asserted-by":"crossref","first-page":"2214","DOI":"10.1145\/3460120.3484573","volume-title":"Proceedings of the 2021 ACM SIGSAC Conference on Computer and Communications Security (CCS \u201921). ACM, New York, NY","author":"Ding Ren","year":"2021","unstructured":"Ren Ding, Yonghae Kim, Fan Sang, Wen Xu, Gururaj Saileshwar, and Taesoo Kim. 2021. Hardware support to improve fuzzing performance and precision. In Proceedings of the 2021 ACM SIGSAC Conference on Computer and Communications Security (CCS \u201921). ACM, New York, NY, 2214\u20132228. DOI: 10.1145\/3460120.3484573"},{"key":"e_1_3_1_52_2","unstructured":"Saar Drimer Tim G\u00fcneysu Markus Kuhn and Christof Paar. 2008. Protecting multiple cores in a single FPGA design. Retrieved from https:\/\/www.researchgate.net\/publication\/228818088_Protecting_multiple_cores_in_a_single_FPGA_design"},{"key":"e_1_3_1_53_2","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1007\/978-3-642-00641-8_8","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"Drimer Saar","year":"2009","unstructured":"Saar Drimer and Markus G. Kuhn. 2009. A protocol for secure remote updates of FPGA configurations. In Reconfigurable Computing: Architectures, Tools and Applications. J\u00fcrgen Becker, Roger Woods, Peter Athanas, and Fearghal Morgan (Eds.), Springer, Berlin, 50\u201361."},{"key":"e_1_3_1_54_2","first-page":"255","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications","author":"Drzevitzky S.","year":"2010","unstructured":"S. Drzevitzky. 2010. Proof-carrying hardware: Runtime formal verification for secure dynamic reconfiguration. In Proceedings of the International Conference on Field Programmable Logic and Applications, 255\u2013258. DOI: 10.1109\/FPL.2010.59"},{"key":"e_1_3_1_55_2","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1109\/ISVLSI51109.2021.00059","volume-title":"Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI \u201921)","author":"Duan Shijin","year":"2021","unstructured":"Shijin Duan, Wenhao Wang, Yukui Luo, and Xiaolin Xu. 2021. A survey of recent attacks and mitigation on FPGA systems. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI \u201921), 284\u2013289. DOI: 10.1109\/ISVLSI51109.2021.00059"},{"key":"e_1_3_1_56_2","volume-title":"Proceedings ofn the 22nd International Conference on Field Programmable Logic and Applications (FPL \u201912)","author":"Eguro Ken","year":"2012","unstructured":"Ken Eguro and Ramarathnam Venkatesan. 2012. FPGAs for trusted cloud computing. In Proceedings ofn the 22nd International Conference on Field Programmable Logic and Applications (FPL \u201912). DOI: 10.1109\/FPL.2012.6339242"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/3329861"},{"key":"e_1_3_1_58_2","first-page":"430","volume-title":"Proceedings of the IEEE 7th International Conference on Cloud Computing Technology and Science (CloudCom \u201915)","author":"Fahmy Suhaib A.","year":"2015","unstructured":"Suhaib A. Fahmy, Kizheppatt Vipin, and Shanker Shreejith. 2015. Virtualized FPGA accelerators for efficient cloud computing. In Proceedings of the IEEE 7th International Conference on Cloud Computing Technology and Science (CloudCom \u201915). IEEE, 430\u2013435."},{"key":"e_1_3_1_59_2","volume-title":"International Conference on ReConFigurable Computing and FPGAs (ReConFig0\u20198)","volume":"0","author":"Bobda Christophe","year":"2015","unstructured":"Christophe Bobda, Charles Kamhoua, Festus Hategekimana, Adil Tbatou and Kevin Kwiat. 2015. Hardware isolation technique for IRC-based botnets detection. In International Conference on ReConFigurable Computing and FPGAs (ReConFig0\u20198), Vol. 0. IEEE Computer Society, Cancun, Mexico."},{"key":"e_1_3_1_60_2","first-page":"1","volume-title":"Proceedings of the 24th International Conference on Field Programmable Logic and Applications (FPL)","author":"Fleming Kermin","year":"2014","unstructured":"Kermin Fleming, Hsin-Jung Yang, Michael Adler, and Joel S. Emer. 2014. The LEAP FPGA operating system. In Proceedings of the 24th International Conference on Field Programmable Logic and Applications (FPL), 1\u20138. DOI: 10.1109\/FPL.2014.6927488"},{"key":"e_1_3_1_61_2","first-page":"1","volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD \u201919)","author":"Giechaskiel Ilias","year":"2019","unstructured":"Ilias Giechaskiel, Vincent Immler, Dennis Schellekens, and Farinaz Koushanfar. 2019. Reading between the dies: Cross-SLR covert channels on multi-tenant cloud FPGAs. In Proceedings of the IEEE International Conference on Computer Design (ICCD \u201919). IEEE, 1\u20138."},{"key":"e_1_3_1_62_2","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1145\/3196494.3196518","volume-title":"Proceedings of the 2018 on Asia Conference on Computer and Communications Security","author":"Giechaskiel Ilias","year":"2018","unstructured":"Ilias Giechaskiel, Kasper B. Rasmussen, and Ken Eguro. 2018. Leaky wires: Information leakage and covert communication between FPGA long wires. In Proceedings of the 2018 on Asia Conference on Computer and Communications Security, 15\u201327. DOI: 10.1145\/3196494.3196518"},{"key":"e_1_3_1_63_2","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1109\/HOST49136.2021.9702277","volume-title":"Proceedings of the 2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","author":"Giechaskiel Ilias","year":"2021","unstructured":"Ilias Giechaskiel, Shanquan Tian, and Jakub Szefer. 2021. Cross-VM information leaks in FPGA-accelerated cloud environments. In Proceedings of the 2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 91\u2013101. DOI: 10.1109\/HOST49136.2021.9702277"},{"key":"e_1_3_1_64_2","first-page":"1007","volume-title":"Proceedings of the 23rd Conference on Design, Automation and Test in Europe","author":"Glamo\u010danin Ognjen","year":"2020","unstructured":"Ognjen Glamo\u010danin, Louis Coulon, Francesco Regazzoni, and Mirjana Stojilov\u00edc. 2020. Are cloud FPGAs really vulnerable to power analysis attacks? In Proceedings of the 23rd Conference on Design, Automation and Test in Europe, 1007\u20131010. DOI: 10.23919\/DATE48585.2020.9116481"},{"key":"e_1_3_1_65_2","first-page":"289","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT \u201918)","author":"Gnad Dennis R. E.","year":"2018","unstructured":"Dennis R. E. Gnad, Sascha Rapp, Jonas Krautter, and Mehdi B. Tahoori. 2018. Checking for electrical level security threats in bitstreams for multi-tenant FPGAs. In Proceedings of the International Conference on Field-Programmable Technology (FPT \u201918), 289\u2013292. DOI: 10.1109\/FPT.2018.00055"},{"key":"e_1_3_1_66_2","first-page":"1","volume-title":"Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL \u201917)","author":"Gnad Dennis R. E.","year":"2017","unstructured":"Dennis R. E. Gnad, Fabian Oboril, and Mehdi B. Tahoori. 2017. Voltage drop-based fault attacks on FPGAs using valid bitstreams. In Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL \u201917), 1\u20137. DOI: 10.23919\/FPL.2017.8056840"},{"key":"e_1_3_1_67_2","volume-title":"Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig \u201919)","author":"Gravellier Joseph","year":"2019","unstructured":"Joseph Gravellier, Jean Max Dutertre, Yannick Teglia, and Philippe Loubet-Moundi. 2019. High-speed ring oscillator based sensors for remote side-channel attacks on FPGAs. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig \u201919). Institute of Electrical and Electronics Engineers Inc. DOI: 10.1109\/ReConFig48160.2019.8994789"},{"key":"e_1_3_1_68_2","doi-asserted-by":"publisher","DOI":"10.1145\/3289185"},{"key":"e_1_3_1_69_2","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1109\/FPT.2018.00035","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT \u201918)","author":"Hategekimana Festus","year":"2018","unstructured":"Festus Hategekimana, Joel Mandebi Mbongue, Md Jubaer Hossain Pantho, and Christophe Bobda. 2018. Secure hardware kernels execution in CPU+FPGA heterogeneous cloud. In Proceedings of the International Conference on Field-Programmable Technology (FPT \u201918), 182\u2013189. DOI: 10.1109\/FPT.2018.00035"},{"key":"e_1_3_1_70_2","first-page":"53","volume-title":"IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM \u201918)","author":"Hategekimana Festus","year":"2018","unstructured":"Festus Hategekimana, Joel Mandebi Mbongue, Md Jubaer Hossain Pantho, and Christophe Bobda. 2018. Inheriting software security policies within hardware IP components. In Proceedings of the IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM \u201918), 53\u201356. DOI: 10.1109\/FCCM.2018.00017"},{"key":"e_1_3_1_71_2","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1109\/ISVLSI.2016.32","volume-title":"IEEE Computer Society Annual Symposium on VLSI (ISVLSI \u201916)","author":"Hategekimana Festus","year":"2016","unstructured":"Festus Hategekimana, Pierre Nardin, and Christophe Bobda. 2016. Hardware\/software isolation and protection architecture for transparent security enforcement in networked devices. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI \u201916), 140\u2013145. DOI: 10.1109\/ISVLSI.2016.32"},{"key":"e_1_3_1_72_2","first-page":"1","volume-title":"Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL \u201917)","author":"Hategekimana F.","year":"2017","unstructured":"F. Hategekimana, T. Whitaker, M. J. H. Pantho, and C. Bobda. 2017. Shielding non-trusted IPs in SoCs. In Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL \u201917), 1\u20134. DOI: 10.23919\/FPL.2017.8056848"},{"key":"e_1_3_1_73_2","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1109\/AsianHOST.2017.8354003","volume-title":"2017 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","author":"Hategekimana F.","year":"2017","unstructured":"F. Hategekimana, T. J. L. Whitaker, T. J. L. Whitaker, M. J. H. Pantho, and C. Bobda. 2017. Secure integration of non-trusted IPs in SoCs. In 2017 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), 103\u2013108. DOI: 10.1109\/AsianHOST.2017.8354003"},{"key":"e_1_3_1_74_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2741464"},{"key":"e_1_3_1_75_2","first-page":"1","volume-title":"Proceedings of the IEEE High Performance Extreme Computing Conference (HPEC \u201919)","author":"Huang Kai","year":"2019","unstructured":"Kai Huang, Mehmet Gungor, Xin Fang, Stratis Ioannidis, and Miriam Leeser. 2019. Garbled circuits in the cloud using FPGA enabled nodes. In Proceedings of the IEEE High Performance Extreme Computing Conference (HPEC \u201919), 1\u20136. DOI: 10.1109\/HPEC.2019.8916407"},{"key":"e_1_3_1_76_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.166"},{"key":"e_1_3_1_77_2","first-page":"281","volume-title":"Proceedings of the IEEE Symposium on Security and Privacy (SP \u201907)","author":"Huffmire T.","year":"2007","unstructured":"T. Huffmire, B. Brotherton, G. Wang, T. Sherwood, R. Kastner, T. Levin, T. Nguyen, and C. Irvine. 2007. Moats and drawbridges: An isolation primitive for reconfigurable hardware based systems. In Proceedings of the IEEE Symposium on Security and Privacy (SP \u201907), 281\u2013295. DOI: 10.1109\/SP.2007.28"},{"key":"e_1_3_1_78_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2008.05.002"},{"key":"e_1_3_1_79_2","first-page":"6","volume-title":"Proceedings of the 55th Annual Design Automation Conference (DAC \u201918)","author":"Hussain Siam U.","year":"2018","unstructured":"Siam U. Hussain, Bita Darvish Rouhani, Mohammad Ghasemzadeh, and Farinaz Koushanfar. 2018. MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers. In Proceedings of the 55th Annual Design Automation Conference (DAC \u201918). ACM, New York, NY, Article 33, 6 pages. DOI: 10.1145\/3195970.3196074"},{"key":"e_1_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2021.3086143"},{"key":"e_1_3_1_81_2","unstructured":"Intel. 2017. Intel Stratix 10 Avalon -ST and Single Root I\/O Virtualization (SR-IOV) Interfaces for PCIe Solutions User Guide. Retrieved from https:\/\/cdrdv2-public.intel.com\/667023\/ug_stratix10_l_htile_xcvr_phy-683621-667023.pdf"},{"key":"e_1_3_1_82_2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"463","DOI":"10.1007\/978-3-540-45146-4_27","volume-title":"Proceedings of the 23rd Annual International Cryptology Conference Advances in Cryptology - CRYPTO 2003","volume":"2729","author":"Ishai Yuval","year":"2003","unstructured":"Yuval Ishai, Amit Sahai, and David Wagner. 2003. Private circuits: securing hardware against probing attacks. In Proceedings of the 23rd Annual International Cryptology Conference Advances in Cryptology - CRYPTO 2003. D. Boneh (Ed.), Lecture Notes in Computer Science, Vol. 2729. Springer, Berlin, 463\u2013448. DOI: 10.1007\/978-3-540-45146-4_27"},{"key":"e_1_3_1_83_2","first-page":"170","volume-title":"Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM \u201911)","author":"Ismail Aws","year":"2011","unstructured":"Aws Ismail and Lesley Shannon. 2011. FUSE: Front-end user framework for O\/S abstraction of hardware accelerators. In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM \u201911), 170\u2013177. DOI: 10.1109\/FCCM.2011.48"},{"key":"e_1_3_1_84_2","unstructured":"Chenglu Jin Vasudev Gohil Ramesh Karri and Jeyavijayan Rajendran. 2020. Security of cloud FPGAs: A survey. arXiv:2005.04867. Retrieved from http:\/\/arxiv.org\/abs\/2005.04867"},{"key":"e_1_3_1_85_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"e_1_3_1_86_2","volume-title":"Proceedings of the 3rd International Conference on Signals, Circuits and Systems (SCS \u201909)","author":"Kamoun Najeh","year":"2009","unstructured":"Najeh Kamoun, Lilian Bossuet, and Adel Ghazel. 2009. Correlated power noise generator as a low cost DPA countermeasures to secure hardware AES cipher. In Proceedings of the 3rd International Conference on Signals, Circuits and Systems (SCS \u201909). DOI: 10.1109\/ICSCS.2009.5412604"},{"key":"e_1_3_1_87_2","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/1344671.1344703","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA \u201908)","author":"Kelm John H.","year":"2008","unstructured":"John H. Kelm and Steven S. Lumetta. 2008. HybridOS: Runtime support for reconfigurable accelerators. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA \u201908), 212\u2013221. DOI: 10.1145\/1344671.1344703"},{"key":"e_1_3_1_88_2","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1007\/978-3-030-17227-5_11","volume-title":"Applied Reconfigurable Computing","author":"Khan Nadir","year":"2019","unstructured":"Nadir Khan, Arthur Silitonga, Brian Pachideh, Sven Nitzsche, and J\u00fcrgen Becker. 2019. Secure local configuration of intellectual property without a trusted third party. In Applied Reconfigurable Computing. Christian Hochberger, Brent Nelson, Andreas Koch, Roger Woods, and Pedro Diniz (Eds.), Springer International Publishing, Cham, 137\u2013146."},{"key":"e_1_3_1_89_2","first-page":"107","volume-title":"Proceedings of the 13th USENIX Conference on Operating Systems Design and Implementation","author":"Khawaja Ahmed","year":"2018","unstructured":"Ahmed Khawaja, Joshua Landgraf, Rohith Prakash, Michael Wei, Eric Schkufza, and Christopher J. Rossbach. 2018. Sharing, protection, and compatibility for reconfigurable fabric with Amorphos. In Proceedings of the 13th USENIX Conference on Operating Systems Design and Implementation, 107\u2013127."},{"issue":"3","key":"e_1_3_1_90_2","first-page":"230","article-title":"FPGAs and the cloud \u2013 an endless tale of virtualization, elasticity and efficiency","volume":"11","author":"Knodel Oliver","year":"2019","unstructured":"Oliver Knodel, Paul Genssler, Fredo Erxleben, and Rainer Spallek. 2019. FPGAs and the cloud \u2013 an endless tale of virtualization, elasticity and efficiency. Adva. Syst. Measu. 11, 3\u20134 (2019), 230\u2013249.","journal-title":"Adva. Syst. Measu."},{"key":"e_1_3_1_91_2","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology (CRYPTO \u201999)","author":"Kocher Paul","year":"1999","unstructured":"Paul Kocher, Joshua Jaffe, and Benjamin Jun. 1999. Differential power analysis. In Advances in Cryptology (CRYPTO \u201999). Michael Wiener (Ed.), Springer, Berlin, 388\u2013397."},{"key":"e_1_3_1_92_2","doi-asserted-by":"publisher","DOI":"10.13154\/tches.v2020.i3.121-146"},{"key":"e_1_3_1_93_2","first-page":"1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Krautter Jonas","year":"2019","unstructured":"Jonas Krautter, Dennis R. E. Gnad, Falk Schellenberg, Amir Moradi, and Mehdi B. Tahoori. 2019. Active fences against voltage-based side channels in multi-tenant FPGAs. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 1\u20138. DOI: 10.1109\/ICCAD45719.2019.8942094"},{"key":"e_1_3_1_94_2","doi-asserted-by":"publisher","DOI":"10.13154\/TCHES.V2018.I3.44-68"},{"key":"e_1_3_1_95_2","volume-title":"Proceedings of the 2020 Asian Hardware Oriented Security and Trust Symposium (AsianHOST \u201920)","author":"Saha Sujan Kumar","year":"2020","unstructured":"Sujan Kumar Saha and Christophe Bobda. 2020. FPGA Accelerated embedded system security through hardware isolation. In Proceedings of the 2020 Asian Hardware Oriented Security and Trust Symposium (AsianHOST \u201920). Institute of Electrical and Electronics Engineers Inc. DOI: 10.1109\/AsianHOST51057.2020.9358258"},{"key":"e_1_3_1_96_2","first-page":"545","volume-title":"Proceedings of the IEEE 38th International Conference on Computer Design (ICCD \u201920)","author":"Luo Y.","year":"2020","unstructured":"Y. Luo, C. Gongye, S. Ren, Y. Fei, and X. Xu. 2020. Stealthy-Shutdown: Practical remote power attacks in multi - tenant FPGAs. In Proceedings of the IEEE 38th International Conference on Computer Design (ICCD \u201920). IEEE Computer Society, Los Alamitos, CA, 545\u2013552. DOI: 10.1109\/ICCD50377.2020.00097"},{"key":"e_1_3_1_97_2","first-page":"827","volume-title":"Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS \u201920)","author":"Ma Jiacheng","year":"2020","unstructured":"Jiacheng Ma, Gefei Zuo, Kevin Loughlin, Xiaohe Cheng, Yanqiang Liu, Abel Mulugeta Eneyew, Zhengwei Qi, and Baris Kasikci. 2020. A hypervisor for shared-memory FPGA platforms. In Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS \u201920). ACM, New York, NY, 827\u2013844. DOI: 10.1145\/3373376.3378482"},{"issue":"1","key":"e_1_3_1_98_2","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/TIFS.2011.2169667","article-title":"A pay-per-use licensing scheme for hardware IP cores in recent SRAM-based FPGAs","volume":"7","author":"Maes Roel","year":"2012","unstructured":"Roel Maes, Dries Schellekens, and Ingrid Verbauwhede. 2012. A pay-per-use licensing scheme for hardware IP cores in recent SRAM-based FPGAs. IEEE Trans. Inf. Forensics Secur. 7, 1 (2012), 98\u2013108. https:\/\/doi.org\/10.1109\/TIFS.2011.2169667","journal-title":"IEEE Trans. Inf. Forensics Secur"},{"key":"e_1_3_1_99_2","doi-asserted-by":"crossref","first-page":"1745","DOI":"10.23919\/DATE.2019.8715263","volume-title":"Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE \u201919)","author":"Mahmoud Dina","year":"2019","unstructured":"Dina Mahmoud and Mirjana Stojilovi\u0107. 2019. Timing violation induced faults in multi-tenant FPGAs. In Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE \u201919), 1745\u20131750. DOI: 10.23919\/DATE.2019.8715263"},{"key":"e_1_3_1_100_2","doi-asserted-by":"publisher","DOI":"10.1145\/3498337"},{"key":"e_1_3_1_101_2","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1007\/978-3-642-23951-9_2","volume-title":"Cryptographic Hardware and Embedded Systems (CHES \u201911)","author":"Majzoobi Mehrdad","year":"2011","unstructured":"Mehrdad Majzoobi, Farinaz Koushanfar, and Srinivas Devadas. 2011. FPGA-based true random number generation using circuit metastability with adaptive feedback control. In Cryptographic Hardware and Embedded Systems (CHES \u201911). Bart Preneel and Tsuyoshi Takagi (Eds.), Springer, Berlin, 17\u201332."},{"key":"e_1_3_1_102_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_2"},{"key":"e_1_3_1_103_2","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1145\/3453688.3461527","volume-title":"Proceedings of the 2021 on Great Lakes Symposium on VLSI","author":"Mbongue Joel Mandebi","year":"2021","unstructured":"Joel Mandebi Mbongue, Sujan Kumar Saha, and Christophe Bobda. 2021. Domain isolation in FPGA-accelerated cloud and data center applications. In Proceedings of the 2021 on Great Lakes Symposium on VLSI, 283\u2013288."},{"key":"e_1_3_1_104_2","volume-title":"Proceedings of the 16th International Conference on Availability, Reliability and Security (ARES \u201921)","author":"Mart\u00ednez-Rodr\u00edguez Macarena C","year":"2021","unstructured":"Macarena C Mart\u00ednez-Rodr\u00edguez, Ignacio M. Delgado-Lozano, and Billy Bob Brumley. 2021. SoK: Remote power analysis. In Proceedings of the 16th International Conference on Availability, Reliability and Security (ARES \u201921). ACM, New York, NY. DOI: 10.1145\/3465481.3465773"},{"key":"e_1_3_1_105_2","first-page":"862","volume-title":"Proceedings of the IEEE 11th International Conference on Cloud Computing (CLOUD \u201918)","author":"Mbongue Joel","year":"2018","unstructured":"Joel Mbongue, Festus Hategekimana, Danielle Tchuinkou Kwadjo, David Andrews, and Christophe Bobda. 2018. FPGAVirt: A novel virtualization framework for FPGAs in the cloud. In Proceedings of the IEEE 11th International Conference on Cloud Computing (CLOUD \u201918), 862\u2013865. DOI: 10.1109\/CLOUD.2018.00122"},{"key":"e_1_3_1_106_2","first-page":"167","volume-title":"Proceedings of the 11th International Symposium on Applied Reconfigurable Computing (ARC \u201915)","author":"Metzner Michael","year":"2015","unstructured":"Michael Metzner, Jesus Lizarraga, and Christophe Bobda. 2015. Architecture virtualization for run-time hardware multithreading on field programmable gate arrays. In Proceedings of the 11th International Symposium on Applied Reconfigurable Computing (ARC \u201915), 167\u2013178. DOI: 10.1007\/978-3-319-16214-0_14"},{"key":"e_1_3_1_107_2","doi-asserted-by":"publisher","DOI":"10.1145\/3402937"},{"key":"e_1_3_1_108_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2021.3074608"},{"key":"e_1_3_1_109_2","first-page":"1","article-title":"Rethinking watermark: Providing proof of IP ownership in modern SoCs","volume":"1","author":"Nalla Anandakumar N.","year":"2022","unstructured":"N. Nalla Anandakumar, M. Sazadur Rahman, Mridha Md, Mashahedur Rahman, Rasheed Kibria, Upoma Das, Farimah Farahmandi, Fahim Rahman, and Mark M. Tehranipoor. 2022. Rethinking watermark: Providing proof of IP ownership in modern SoCs. Future Hardware Security Research Series 1 (2022), 1\u201318. Retrieved from https:\/\/eprint.iacr.org\/2022\/092.pdf","journal-title":"Future Hardware Security Research Series"},{"key":"e_1_3_1_110_2","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1145\/3583781.3590221","volume-title":"Proceedings of the Great Lakes Symposium on VLSI 2023 (GLSVLSI \u201923)","author":"Nasahl Pascal","year":"2023","unstructured":"Pascal Nasahl and Stefan Mangard. 2023. SCRAMBLE-CFI: Mitigating fault-induced control-flow attacks on OpenTitan. In Proceedings of the Great Lakes Symposium on VLSI 2023 (GLSVLSI \u201923). ACM, New York, NY, USA, 45\u201350. DOI: 10.1145\/3583781.3590221"},{"key":"e_1_3_1_111_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3069223"},{"key":"e_1_3_1_112_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.945306"},{"key":"e_1_3_1_113_2","first-page":"16","volume-title":"Proceedings of the International Conference on Field Programmable Technology (ICFPT \u201923)","author":"Panoff Maximillian","year":"2023","unstructured":"Maximillian Panoff, Muhammed Kawser Ahmed, Hanqiu Wang, Shuo Wang, and Christophe Bobda. 2023. A tenant side compilation solution for cloud FPGA deployment. In Proceedings of the International Conference on Field Programmable Technology (ICFPT \u201923), 16\u201325. DOI: 10.1109\/ICFPT59805.2023.00007"},{"key":"e_1_3_1_114_2","unstructured":"S\u00e9rgio Pereira David Cerdeira Cristiano Rodrigues and Sandro Pinto. 2021. Towards a trusted execution environment via reconfigurable FPGA. arXiv:2107.03781. Retrieved from https:\/\/arxiv.org\/abs\/2107.03781"},{"key":"e_1_3_1_115_2","doi-asserted-by":"publisher","DOI":"10.1145\/3561515"},{"key":"e_1_3_1_116_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3063670"},{"key":"e_1_3_1_117_2","first-page":"1919","volume-title":"Proceedings of the 30th USENIX Security Symposium (USENIX Security \u201921)","author":"Rakin Adnan Siraj","year":"2021","unstructured":"Adnan Siraj Rakin, Yukui Luo, Xiaolin Xu, and Deliang Fan. 2021. Deep-dup: An adversarial weight duplication attack framework to crush deep neural network in multi-tenant FPGA. In Proceedings of the 30th USENIX Security Symposium (USENIX Security \u201921). USENIX Association, 1919\u20131936. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/rakin"},{"key":"e_1_3_1_118_2","first-page":"345","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD \u201915)","author":"Ray Sandip","year":"2015","unstructured":"Sandip Ray and Yier Jin. 2015. Security policy enforcement in modern SoC designs. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD \u201915). IEEE Press, Piscataway, NJ, 345\u2013350. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=2840819.2840868"},{"key":"e_1_3_1_119_2","doi-asserted-by":"crossref","unstructured":"Sujoy Sinha Roy Furkan Turan Kimmo Jarvinen Frederik Vercauteren and Ingrid Verbauwhede. 2019. FPGA-based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data. Cryptology ePrint Archive Paper 2019\/160. Retrieved from https:\/\/eprint.iacr.org\/2019\/160","DOI":"10.1109\/HPCA.2019.00052"},{"key":"e_1_3_1_120_2","doi-asserted-by":"publisher","DOI":"10.1109\/Trustcom.2015.357"},{"key":"e_1_3_1_121_2","first-page":"1","volume-title":"Proceedings of the Asian Hardware Oriented Security and Trust Symposium (AsianHOST \u201920)","author":"Saha Sujan Kumar","year":"2020","unstructured":"Sujan Kumar Saha and Christophe Bobda. 2020. FPGA accelerated embedded system security through hardware isolation. In Proceedings of the Asian Hardware Oriented Security and Trust Symposium (AsianHOST \u201920). IEEE, 1\u20136."},{"key":"e_1_3_1_122_2","first-page":"302","volume-title":"Proceedings of the International Conference on Field Programmable Technology (ICFPT \u201923)","author":"Saha Sujan Kumar","year":"2023","unstructured":"Sujan Kumar Saha, Abigail N. Butka, Muhammed Kawser Ahmed, and Christophe Bobda. 2023. OpenTitan based multi-level security in FPGA system-on-chips. In Proceedings of the International Conference on Field Programmable Technology (ICFPT \u201923), 302\u2013303. DOI: 10.1109\/ICFPT59805.2023.00056"},{"key":"e_1_3_1_123_2","doi-asserted-by":"crossref","first-page":"1111","DOI":"10.23919\/DATE.2018.8342177","volume-title":"Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition (DATE \u201918)","author":"Schellenberg Falk","year":"2018","unstructured":"Falk Schellenberg, Dennis R. E. Gnad, Amir Moradi, and Mehdi B. Tahoori. 2018. An inside job: Remote power analysis attacks on FPGAs. In Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition (DATE \u201918), 1111\u20131116. DOI: 10.23919\/DATE.2018.8342177"},{"key":"e_1_3_1_124_2","doi-asserted-by":"publisher","DOI":"10.1155\/2019\/8085461"},{"key":"e_1_3_1_125_2","unstructured":"Hayden Kwok-Hay So and Robert W Brodersen. 2007. BORPH: An Operating System for FPGA-Based Reconfigurable Computers. Ph. D. Dissertation. EECS Department University of California Berkeley. Retrieved from http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2007\/EECS-2007-92.html"},{"key":"e_1_3_1_126_2","first-page":"674","volume-title":"Proceedings of the 2008 IEEE\/ACM International Conference on Computer-Aided Design","author":"Chakraborty Rajat Subhra","year":"2008","unstructured":"Rajat Subhra Chakraborty and Swarup Bhunia. 2008. Hardware protection and authentication through netlist level obfuscation. In Proceedings of the 2008 IEEE\/ACM International Conference on Computer-Aided Design, 674\u2013677. DOI: 10.1109\/ICCAD.2008.4681649"},{"key":"e_1_3_1_127_2","doi-asserted-by":"publisher","DOI":"10.1049\/EL.2019.0163"},{"issue":"1","key":"e_1_3_1_128_2","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/MDAT.2017.2748393","article-title":"Designing for FPGAs in the cloud","volume":"35","author":"Tarafdar Naif","year":"2018","unstructured":"Naif Tarafdar, Nariman Eskandari, Thomas Lin, and Paul Chow. 2018. Designing for FPGAs in the cloud. IEEE Des. Test 35, 1 (2018), 23\u201329.","journal-title":"IEEE Des. Test"},{"key":"e_1_3_1_129_2","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1145\/3020078.3021742","volume-title":"Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201917)","author":"Tarafdar Naif","year":"2017","unstructured":"Naif Tarafdar, Thomas Lin, Eric Fukuda, Hadi Bannazadeh, Alberto Leon-Garcia, and Paul Chow. 2017. Enabling flexible network FPGA clusters in a heterogeneous cloud data center. In Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201917), 237\u2013246. DOI: 10.1145\/3020078.3021742"},{"key":"e_1_3_1_130_2","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1145\/3289602.3293920","volume-title":"Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201919)","author":"Tian Shanquan","year":"2019","unstructured":"Shanquan Tian and Jakub Szefer. 2019. Temporal thermal covert channels in cloud FPGAs. In Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA \u201919). ACM, New York, NY, 298\u2013303. DOI: 10.1145\/3289602.3293920"},{"key":"e_1_3_1_131_2","doi-asserted-by":"publisher","DOI":"10.1145\/3419100"},{"key":"e_1_3_1_132_2","unstructured":"Victor Costan and Srinivas Devadas. 2016. Intel SGX Explained. Retrieved from https:\/\/eprint.iacr.org\/2016\/086.pdf"},{"key":"e_1_3_1_133_2","doi-asserted-by":"crossref","first-page":"746","DOI":"10.23919\/DATE.2019.8714775","volume-title":"Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE \u201919)","author":"Vliegen Jo","year":"2019","unstructured":"Jo Vliegen, Md Masoom Rabbani, Mauro Conti, and Nele Mentens. 2019. SACHa: Self-attestation of configurable hardware. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE \u201919), 746\u2013751. DOI: 10.23919\/DATE.2019.8714775"},{"key":"e_1_3_1_134_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2879080"},{"key":"e_1_3_1_135_2","doi-asserted-by":"crossref","unstructured":"Zane Weissman Thore Tiemann Daniel Moghimi Evan Custodio Thomas Eisenbarth and Berk Sunar. 2019. JackHammer: Efficient rowhammer on heterogeneous FPGA-CPU platforms. arXiv:1912.11523. Retrieved from http:\/\/arxiv.org\/abs\/1912.11523","DOI":"10.46586\/tches.v2020.i3.169-195"},{"key":"e_1_3_1_136_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i3"},{"key":"e_1_3_1_137_2","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/FPT.2014.7082771","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT \u201914)","author":"Wiersema T.","year":"2014","unstructured":"T. Wiersema, S. Drzevitzky, and M. Platzner. 2014. Memory security in reconfigurable computers: Combining formal verification with monitoring. In Proceedings of the International Conference on Field-Programmable Technology (FPT \u201914), 167\u2013174. DOI: 10.1109\/FPT.2014.7082771"},{"key":"e_1_3_1_138_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2651829"},{"key":"e_1_3_1_139_2","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1109\/DAC18074.2021.9586207","volume-title":"Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC \u201921)","author":"Xia Ke","year":"2021","unstructured":"Ke Xia, Yukui Luo, Xiaolin Xu, and Sheng Wei. 2021. SGX-FPGA: Trusted execution environment for CPU-FPGA heterogeneous architecture. In Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC \u201921), 301\u2013306. DOI: 10.1109\/DAC18074.2021.9586207"},{"key":"e_1_3_1_140_2","unstructured":"Yashu Gosain and Prushothaman Palanichamy. 2014. TrustZone Technology Support in Zynq-7000 All Programmable SoCs. Xilinx White Paper. Retrieved from https:\/\/docs.amd.com\/v\/u\/en-US\/wp429-trustzone-zynq"},{"key":"e_1_3_1_141_2","volume-title":"FPGA-Based Hardware Accelerator of Homomorphic Encryption for Efficient Federated Learning","author":"Yang Zhaoxiong","year":"2020","unstructured":"Zhaoxiong Yang, Shuihai Hu, and Kai Chen. 2020. FPGA-Based Hardware Accelerator of Homomorphic Encryption for Efficient Federated Learning. Master\u2019s thesis. Hong Kong University of Science and Technology, Hong Kong, China."},{"key":"e_1_3_1_142_2","doi-asserted-by":"publisher","DOI":"10.1002\/sec.1193"},{"key":"e_1_3_1_143_2","unstructured":"Shaza Zeitouni Ghada Dessouky and Ahmad-Reza Sadeghi. 2020. SoK: On the security challenges and risks of multi-tenant FPGAs in the cloud. arXiv:2009.13914. Retrieved from http:\/\/arxiv.org\/abs\/2009.13914"},{"key":"e_1_3_1_144_2","first-page":"845","volume-title":"Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS \u201920)","author":"Zha Yue","year":"2020","unstructured":"Yue Zha and Jing Li. 2020. Virtualizing FPGAs in the cloud. In Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS \u201920). ACM, New York, NY, 845\u2013858. DOI: 10.1145\/3373376.3378491"},{"key":"e_1_3_1_145_2","first-page":"470","volume-title":"Proceedings of the ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA \u201921)","author":"Zha Yue","year":"2021","unstructured":"Yue Zha and Jing Li. 2021. Hetero-ViTAL: A virtualization stack for heterogeneous FPGA clusters. In Proceedings of the ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA \u201921), 470\u2013483. DOI: 10.1109\/ISCA52012.2021.00044"},{"key":"e_1_3_1_146_2","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1145\/3489517.3530494","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC \u201922)","author":"Zhang Fan","year":"2022","unstructured":"Fan Zhang, Zhiyong Wang, Haoting Shen, Bolin Yang, Qianmei Wu, and Kui Ren. 2022. DARPT: Defense against remote physical attack based on TDC in multi-tenant scenario. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC \u201922). ACM, New York, NY, 559\u2013564. DOI: 10.1145\/3489517.3530494"},{"key":"e_1_3_1_147_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2015.2400413"},{"key":"e_1_3_1_148_2","doi-asserted-by":"publisher","DOI":"10.1145\/3340557"},{"key":"e_1_3_1_149_2","doi-asserted-by":"publisher","unstructured":"Jiansong Zhang Yongqiang Xiong Ningyi Xu Ran Shu Bojie Li Peng Cheng Guo Chen and Thomas Moscibroda. 2017. The Feniks FPGA operating system for cloud computing. (2017). DOI: 10.1145\/3124680.3124743","DOI":"10.1145\/3124680.3124743"},{"key":"e_1_3_1_150_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2014.2355043"},{"key":"e_1_3_1_151_2","first-page":"25","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Zhang Li","year":"2015","unstructured":"Li Zhang and Chip-Hong Chang. 2015. Public key protocol for usage-based licensing of FPGA IP cores. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 25\u201328. DOI: 10.1109\/ISCAS.2015.7168561"},{"key":"e_1_3_1_152_2","first-page":"41","volume-title":"Proceedings of the 14th IEEE International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom \u201915)","volume":"1","author":"Zhang Yingjun","year":"2015","unstructured":"Yingjun Zhang, Shijun Zhao, Yu Qin, Bo Yang, and Dengguo Feng. 2015. TrustTokenF: A generic security framework for mobile two-factor authentication using TrustZone. In Proceedings of the 14th IEEE International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom \u201915), Vol. 1, 41\u201348. DOI: 10.1109\/TRUSTCOM.2015.355"},{"key":"e_1_3_1_153_2","volume-title":"Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS \u201922)","author":"Zhao Mark","year":"2022","unstructured":"Mark Zhao, Mingyu Gao, and Christos Kozyrakis. 2022. ShEF: shielded enclaves for cloud FPGAs. In Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS \u201922). ACM. DOI: 10.1145\/3503222.3507733"},{"key":"e_1_3_1_154_2","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/SP.2018.00049","volume-title":"Proceedings of the 2018 IEEE Symposium on Security and Privacy (SP)I","author":"Zhao Mark","year":"2018","unstructured":"Mark Zhao and G. Edward Suh. 2018. FPGA-based remote power side-channel attacks. In Proceedings of the 2018 IEEE Symposium on Security and Privacy (SP)I, 229\u2013244. DOI: 10.1109\/SP.2018.00049"},{"key":"e_1_3_1_155_2","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/2666141.2666145","volume-title":"Proceedings of the 4th International Workshop on Trustworthy Embedded Devices","author":"Zhao Shijun","year":"2014","unstructured":"Shijun Zhao, Qianying Zhang, Guangyao Hu, Yu Qin, and Dengguo Feng. 2014. Providing root of trust for ARM TrustZone using On-Chip SRAM. In Proceedings of the 4th International Workshop on Trustworthy Embedded Devices, 25\u201336. DOI: 10.1145\/2666141.2666145"},{"key":"e_1_3_1_156_2","doi-asserted-by":"crossref","first-page":"1450","DOI":"10.1109\/SP40000.2020.00054","volume-title":"Proceedings of the IEEE Symposium on Security and Privacy (SP \u201920)","author":"Zhu J.","year":"2020","unstructured":"J. Zhu, R. Hou, X. Wang, W. Wang, J. Cao, B. Zhao, Z. Wang, Y. Zhang, J. Ying, L. Zhang, and D. Meng. 2020. Enabling rack-scale confidential computing using heterogeneous trusted execution environment. In Proceedings of the IEEE Symposium on Security and Privacy (SP \u201920), 1450\u20131465."},{"key":"e_1_3_1_157_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2010.12.006"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3713078","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3713078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:18:09Z","timestamp":1750295889000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3713078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,12]]},"references-count":156,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,6,30]]}},"alternative-id":["10.1145\/3713078"],"URL":"https:\/\/doi.org\/10.1145\/3713078","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4,12]]},"assertion":[{"value":"2024-02-26","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-11-19","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-04-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}