{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:52:57Z","timestamp":1773193977493,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T00:00:00Z","timestamp":1747180800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,14]]},"DOI":"10.1145\/3713082.3730376","type":"proceedings-article","created":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T09:53:51Z","timestamp":1749203631000},"page":"50-57","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Tolerate It if You Cannot Reduce It: Handling Latency in Tiered Memory"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-6253-6164","authenticated-orcid":false,"given":"Musa","family":"Unal","sequence":"first","affiliation":[{"name":"EPFL"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3326-9677","authenticated-orcid":false,"given":"Vishal","family":"Gupta","sequence":"additional","affiliation":[{"name":"EPFL"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7113-5362","authenticated-orcid":false,"given":"Yueyang","family":"Pan","sequence":"additional","affiliation":[{"name":"EPFL"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2538-2411","authenticated-orcid":false,"given":"Yujie","family":"Ren","sequence":"additional","affiliation":[{"name":"EPFL"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9534-8565","authenticated-orcid":false,"given":"Sanidhya","family":"Kashyap","sequence":"additional","affiliation":[{"name":"EPFL"}]}],"member":"320","published-online":{"date-parts":[[2025,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"CXL memory expansion. https:\/\/www.smartm.com\/ [Accessed: 2025-01-16]."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/996893.996873"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/3049832.3049865"},{"key":"e_1_3_2_1_5_1","first-page":"843","volume-title":"2020 USENIX Annual Technical Conference (USENIX ATC 20)","author":"Al Maruf H.","year":"2020","unstructured":"H. Al Maruf and M. Chowdhury. Effectively prefetching remote memory with leap. In 2020 USENIX Annual Technical Conference (USENIX ATC 20), pages 843--857, 2020."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377906"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2654347"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00021"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"e_1_3_2_1_12_1","volume-title":"12th Symposium on Computer Architecture and High Performance Computing. Invited paper","author":"Bakshi A.","year":"2000","unstructured":"A. Bakshi, J.-L. Gaudiot, W.-Y. Lin, M. Makhija, V. K. Prasanna, W. Ro, and C. Shin. Memory latency: to tolerate or to reduce. In 12th Symposium on Computer Architecture and High Performance Computing. Invited paper, 2000."},{"key":"e_1_3_2_1_13_1","volume-title":"The gap benchmark suite. arXiv preprint arXiv:1508.03619","author":"Beamer S.","year":"2015","unstructured":"S. Beamer, K. Asanovi\u0107, and D. Patterson. The gap benchmark suite. arXiv preprint arXiv:1508.03619, 2015."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168892"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"e_1_3_2_1_16_1","volume-title":"Effective hardware-based data prefetching for high-performance processors","author":"Chen T.-F.","year":"1995","unstructured":"T.-F. Chen and J.-L. Baer. Effective hardware-based data prefetching for high-performance processors. IEEE transactions on computers, 44 (5):609--623, 1995."},{"key":"e_1_3_2_1_17_1","unstructured":"T. C. Consortium. Compute Express Link Specification. https:\/\/www.computeexpresslink.org\/ [Accessed: 2025-01-16]."},{"key":"e_1_3_2_1_18_1","volume-title":"Working set analytics. ACM Computing Surveys (CSUR), 53(6):1--36","author":"Denning P.J.","year":"2021","unstructured":"P.J. Denning. Working set analytics. ACM Computing Surveys (CSUR), 53(6):1--36, 2021."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3326285.3329074"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613157"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115978"},{"key":"e_1_3_2_1_22_1","first-page":"1919","volume-title":"International Conference on Machine Learning","author":"Hashemi M.","year":"2018","unstructured":"M. Hashemi, K. Swersky, J. Smith, G. Ayers, H. Litz, J. Chang, C. Kozyrakis, and P. Ranganathan. Learning memory access patterns. In International Conference on Machine Learning, pages 1919--1928. PMLR, 2018."},{"key":"e_1_3_2_1_23_1","volume-title":"Corobase: coroutine-oriented main-memory database engine. arXiv preprint arXiv:2010.15981","author":"He Y.","year":"2020","unstructured":"Y. He, J. Lu, and T. Wang. Corobase: coroutine-oriented main-memory database engine. arXiv preprint arXiv:2010.15981, 2020."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006211"},{"key":"e_1_3_2_1_25_1","volume-title":"Intel","year":"2025","unstructured":"Intel. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual. Intel, 2025. URL https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-sdm.html. Volumes 1-3."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542349"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651373"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3492321.3519583"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2017.8258257"},{"key":"e_1_3_2_1_32_1","first-page":"57","volume-title":"18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24)","author":"Luo Z.","year":"2024","unstructured":"Z. Luo, S. Son, S. Ratnasamy, and S. Shenker. Harvesting memory-bound {CPU} stall cycles in software with {MSH}. In 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24), pages 57--75, 2024."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_34_1","volume-title":"Tolerating latency in multiprocessors through compiler-inserted prefetching. ACM Transactions on Computer Systems (TOCS), 16(1):55--92","author":"Mowry T. C.","year":"1998","unstructured":"T. C. Mowry. Tolerating latency in multiprocessors through compiler-inserted prefetching. ACM Transactions on Computer Systems (TOCS), 16(1):55--92, 1998."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3366626.3368125"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2626401"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483550"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3695794.3695800"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575727"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741964"},{"key":"e_1_3_2_1_42_1","first-page":"79","volume-title":"Tiered memory management: Access latency is the key! In Proceedings of the ACM SIGOPS 30th Symposium on Operating Systems Principles","author":"Vuppalapati M.","year":"2024","unstructured":"M. Vuppalapati and R. Agarwal. Tiered memory management: Access latency is the key! In Proceedings of the ACM SIGOPS 30th Symposium on Operating Systems Principles, pages 79--94, 2024."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3634916"},{"key":"e_1_3_2_1_44_1","volume-title":"Intel\u00ae Memory Latency Checker v3.11. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html","author":"Willhalm T.","year":"2021","unstructured":"T. Willhalm, S. Sakthivelu, S. Srikanthan, V. Viswanathan, and K. Kumar. Intel\u00ae Memory Latency Checker v3.11. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html, 2021."},{"key":"e_1_3_2_1_45_1","first-page":"19","volume-title":"18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24)","author":"Xiang L.","year":"2024","unstructured":"L. Xiang, Z. Lin, W. Deng, H. Lu, J. Rao, Y. Yuan, and R. Wang. Nomad: Non-Exclusive memory tiering via transactional page migration. In 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24), pages 19--35, Santa Clara, CA, July 2024. USENIX Association. ISBN 978-1-939133-40-3. URL https:\/\/www.usenix.org\/conference\/osdi24\/presentation\/xiang."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_2_1_47_1","first-page":"999","volume-title":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","volume":"2","author":"Zhang Y.","year":"2024","unstructured":"Y. Zhang, N. Sobotka, S. Park, S. Jamilan, T. A. Khan, B. Kasikci, G. A. Pokam, H. Litz, and J. Devietti. Rpg2: Robust profile-guided runtime prefetch generation. In Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2, pages 999--1013, 2024."}],"event":{"name":"HOTOS '25: Workshop on Hot Topics in Operating Systems","location":"Banff AB Canada","acronym":"HOTOS '25","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the Workshop on Hot Topics in Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3713082.3730376","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3713082.3730376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T16:48:47Z","timestamp":1756486127000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3713082.3730376"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,14]]},"references-count":47,"alternative-id":["10.1145\/3713082.3730376","10.1145\/3713082"],"URL":"https:\/\/doi.org\/10.1145\/3713082.3730376","relation":{},"subject":[],"published":{"date-parts":[[2025,5,14]]},"assertion":[{"value":"2025-06-06","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}