{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T13:06:59Z","timestamp":1769519219522,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92373207"],"award-info":[{"award-number":["92373207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735151","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"208-214","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Placement Optimization Framework for Non-Integer Multiple-Height Cells"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-0810-1419","authenticated-orcid":false,"given":"Guohao","family":"Chen","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3082-7797","authenticated-orcid":false,"given":"Jiaming","family":"Chang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9057-9172","authenticated-orcid":false,"given":"Xingyu","family":"Tong","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8345-0976","authenticated-orcid":false,"given":"Peng","family":"Zou","sequence":"additional","affiliation":[{"name":"Shanghai LEDA Technology Co., Ltd., shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6773-6248","authenticated-orcid":false,"given":"Jianli","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, shanghai, China and Key Laboratory of Computational Physical Sciences(Fudan University), Ministry of Education, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"Cadence\u00a0Innovus Group. 2025. Cadence Innovus. https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/soc-implementation-and-floorplanning\/innovus-implementation-system.html."},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Jianli Chen Yao-Wen Chang and Yen-Yi Wu. 2021. Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40 10 (October 2021) 2128\u20132141.","DOI":"10.1109\/TCAD.2020.3032619"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240828"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062330"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712565"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898038"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Sorin\u00a0Adrian Dobre Andrew\u00a0B. Kahng and Jiajia Li. 2018. Design Implementation With Noninteger Multiple-Height Cells for Improved Design Quality in Advanced Nodes. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 4 (APRIL 2018) 855\u2013868.","DOI":"10.1109\/TCAD.2017.2731679"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCS62517.2024.10846055"},{"key":"e_1_3_3_1_10_2","volume-title":"Proceedings of the Great Lakes Symposium on VLSI","author":"Liang Syuan-Han","year":"2023","unstructured":"Syuan-Han Liang, Tsu-Ling Hsiung, Wai-Kei Mak, and Ting-Chi Wang. 2023. Hybrid-Row-Height Design Placement Legalization Considering Cell Variants. In Proceedings of the Great Lakes Symposium on VLSI."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774725"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643550"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593133"},{"key":"e_1_3_3_1_14_2","unstructured":"The-OpenROAD-Project Group. 2025. The-OpenROAD-Project. https:\/\/github.com\/The-OpenROAD-Project\/OpenROAD."},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473973"},{"key":"e_1_3_3_1_16_2","volume-title":"International Electron Devices Meeting (IEDM)","author":"Wu Shien-Yang","year":"2022","unstructured":"Shien-Yang Wu, C.H. Chang, M.C. Chiang, C.Y. Lin, J.J. Liaw, J.Y. Cheng, J.Y. Yeh, H.F. Chen, S.Y. Chang, K.T. Lai, M.S. Liang, K.H. Pan, J.H. Chen, V.S. Chang, T.C. Luo, X. Wang, Y.S. Mor, C.I. Lin, S.H. Wang, M.Y. Hsieh, C.Y. Chen, B.F. Wu, C.J. Lin, C.S. Liang, C.P. Tsao, C.T. Li, C.H. Chen, C.H. Hsieh, H.H. Liu, P.N. Chen, C.C. Chen, R. Chen, Y.C. Yeo, C.O. Chui, W. Chang, T.L. Lee, K.B. Huang, H.J. Lin, K.W. Chen, M.H. Tsai, K.S. Chen, X.M. Chen, Y.K. Cheng, C.H. Wang, W. Shue, Y. Ku, S.\u00a0M. Jang, M. Cao, L.C. Lu, and T.S. Chang. 2022. A 3nm CMOS FinFlex\u2122 Platform Technology with Enhanced Power Efficiency and Performance for Mobile SoC and High Performance Computing Applications. In International Electron Devices Meeting (IEDM)."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3633320"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","location":"New Orleans LA USA","acronym":"GLSVLSI '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:35:33Z","timestamp":1751034933000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735151"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":16,"alternative-id":["10.1145\/3716368.3735151","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735151","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}