{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:34:13Z","timestamp":1763458453846,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","funder":[{"name":"Bundesministerium f\u00fcr Bildung und Forschung","award":["16ME0399,16ME0398K"],"award-info":[{"award-number":["16ME0399,16ME0398K"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735157","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"185-191","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A 1.27 fJ\/B\/transition Digital Compute-in-Memory Architecture for Non-Deterministic Finite Automata Evaluation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7107-3782","authenticated-orcid":false,"given":"Christian","family":"Lanius","sequence":"first","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3025-8910","authenticated-orcid":false,"given":"Florian","family":"Freye","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1583-3411","authenticated-orcid":false,"given":"Tobias","family":"Gemmeke","sequence":"additional","affiliation":[{"name":"IDS, RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"volume-title":"Snort Intrusion Detection System","year":"2025","key":"e_1_3_3_1_2_2","unstructured":"2025. Snort Intrusion Detection System. Technical Report. snort.org"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067622"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","unstructured":"Burton\u00a0H. Bloom. 1970. Space\/time trade-offs in hash coding with allowable errors. Commun. ACM 13 7 (July 1970) 422\u2013426. 10.1145\/362686.362692","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","unstructured":"Fuxi Cai Suhas Kumar Thomas Vaerenbergh Xia Sheng Rui Liu Can Li Zhan Liu Martin Foltin Shimeng Yu Qiangfei Xia Jianhua\u00a0Joshua Yang Ray Beausoleil Wei Lu and John\u00a0Paul Strachan. 2020. Power-efficient combinatorial optimization using intrinsic noise in memristor Hopfield neural networks. Nature Electronics 3 (07 2020) 1\u201310. 10.1038\/s41928-020-0436-6","DOI":"10.1038\/s41928-020-0436-6"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","unstructured":"Jia Chen Jiancong Li Yi Li and Xiangshui Miao. 2021. Multiply accumulate operations in memristor crossbar arrays for analog computing. Journal of Semiconductors 42 1 (jan 2021) 013104. 10.1088\/1674-4926\/42\/1\/013104","DOI":"10.1088\/1674-4926\/42\/1\/013104"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247976"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","unstructured":"Paul Dlugosch Dave Brown Paul Glendenning Michael Leventhal and Harold Noyes. 2014. An Efficient and Scalable Semiconductor Architecture for Parallel Automata Processing. IEEE Transactions on Parallel and Distributed Systems 25 12 (2014) 3088\u20133098. 10.1109\/TPDS.2014.8","DOI":"10.1109\/TPDS.2014.8"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","unstructured":"Xin Fan Niklas Meyer and Tobias Gemmeke. 2022. Compiling All-Digital-Embedded Content Addressable Memories on Chip for Edge Application. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 8 (2022) 2560\u20132572. 10.1109\/TCAD.2021.3112135","DOI":"10.1109\/TCAD.2021.3112135"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Xin Fan Jan Stuijt Bo Liu and Tobias Gemmeke. 2019. Synthesizable Memory Arrays Based on Logic Gates for Subthreshold Operation in IoT. IEEE Transactions on Circuits and Systems I: Regular Papers 66 3 (2019) 941\u2013954. 10.1109\/TCSI.2018.2873026","DOI":"10.1109\/TCSI.2018.2873026"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED60706.2024.10528682"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","unstructured":"Catherine\u00a0E. Graves Can Li Xia Sheng Wen Ma Sai\u00a0Rahul Chalamalasetti Darrin Miller James\u00a0S. Ignowski Brent Buchanan Le Zheng Si-Ty Lam Xuema Li Lennie Kiyama Martin Foltin Matthew\u00a0P. Hardy and John\u00a0Paul Strachan. 2019. Memristor TCAMs Accelerate Regular Expression Matching for Network Intrusion Detection. IEEE Transactions on Nanotechnology 18 (2019) 963\u2013970. 10.1109\/TNANO.2019.2936239","DOI":"10.1109\/TNANO.2019.2936239"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.78"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Tifenn Hirtzlin Marc Bocquet Jacques-Olivier Klein Etienne Nowak Elisa Vianello Jean-Michel Portal and Damien Querlioz. 2019. Outstanding Bit Error Tolerance of Resistive RAM-Based Binarized Neural Networks. CoRR abs\/1904.03652 (2019). arXiv:https:\/\/arXiv.org\/abs\/1904.03652http:\/\/arxiv.org\/abs\/1904.03652","DOI":"10.1109\/AICAS.2019.8771544"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"Xiaohe Huang Chunsen Liu Yu-Gang Jiang and Peng Zhou. 2020. In-memory computing to break the memory wall. Chinese Physics B 29 7 (2020) 078504.","DOI":"10.1088\/1674-1056\/ab90e7"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS57515.2022.9934470"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","unstructured":"Christian Lanius and Tobias Gemmeke. 2024. Fully Digital Standard-Cell-Based Multifunction Compute-in-Memory Arrays for Genome Sequencing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 32 1 (2024) 30\u201341. 10.1109\/TVLSI.2023.3308262","DOI":"10.1109\/TVLSI.2023.3308262"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED58423.2023.10244608"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590220"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911382"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/2429069.2429079"},{"volume-title":"Taking powerful, efficient inference to the edge","year":"2019","key":"e_1_3_3_1_23_2","unstructured":"MythicAI. 2019. Taking powerful, efficient inference to the edge. Technical Report."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358324"},{"key":"e_1_3_3_1_25_2","volume-title":"Workshop on Implementing Automata","author":"Salomaa Kai","year":"1996","unstructured":"Kai Salomaa and Sheng Yu. 1996. NFA to DFA Transformation for Finite Languages. In Workshop on Implementing Automata. https:\/\/api.semanticscholar.org\/CorpusID:39465598"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123986"},{"key":"e_1_3_3_1_27_2","first-page":"1","volume-title":"2016 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","author":"Wang Ke","year":"2016","unstructured":"Ke Wang, Kevin Angstadt, Chunkun Bo, Nathan Brunelle, Elaheh Sadredini, Tommy Tracy, Jack Wadden, Mircea Stan, and Kevin Skadron. 2016. An overview of micron\u2019s automata processor. In 2016 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS). 1\u20133."},{"key":"e_1_3_3_1_28_2","unstructured":"Xunzhao Yin Chao Li Qingrong Huang Li Zhang Michael\u00a0T. Niemier Xiaobo\u00a0Sharon Hu Cheng Zhuo and Kai Ni. 2020. FeCAM: A Universal Compact Digital and Analog Content Addressable Memory Using Ferroelectric. CoRR abs\/2004.01866 (2020). arXiv:https:\/\/arXiv.org\/abs\/2004.01866https:\/\/arxiv.org\/abs\/2004.01866"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","unstructured":"Florian Zaruba and Luca Benini. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 11 (2019) 2629\u20132640. 10.1109\/TVLSI.2019.2926114","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_3_1_30_2","unstructured":"Haoyi Zhang Jiahao Song Xiaohan Gao Xiyuan Tang Yibo Lin Runsheng Wang and Ru Huang. 2024. EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration. arxiv:https:\/\/arXiv.org\/abs\/2404.13062\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2404.13062"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546676"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268781"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:35:05Z","timestamp":1751034905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735157"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":31,"alternative-id":["10.1145\/3716368.3735157","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735157","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}