{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:34:38Z","timestamp":1763458478674,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","funder":[{"name":"Federal Ministry of Education and Research (BMBF) NEUROTEC II","award":["16ME0399"],"award-info":[{"award-number":["16ME0399"]}]},{"name":"Federal Ministry of Education and Research (BMBF) NeuroSys","award":["03ZU1106CA"],"award-info":[{"award-number":["03ZU1106CA"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735161","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"8-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A 22nm 96.83-TOPS\/W Time-Domain Compute-in-Memory Engine Utilizing Mixed-Fidelity for Edge-AI Applications"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0380-8585","authenticated-orcid":false,"given":"Jie","family":"Lou","sequence":"first","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3025-8910","authenticated-orcid":false,"given":"Florian","family":"Freye","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7107-3782","authenticated-orcid":false,"given":"Christian","family":"Lanius","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1583-3411","authenticated-orcid":false,"given":"Tobias","family":"Gemmeke","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595875"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","unstructured":"Yuzong Chen et\u00a0al. 2023. BP-SCIM: A Reconfigurable 8T SRAM Macro for Bit-Parallel Searching and Computing In-Memory. IEEE Trans. Circuits Syst. I Reg. Papers 70 5 (2023) 2016\u20132027. 10.1109\/TCSI.2023.3240303","DOI":"10.1109\/TCSI.2023.3240303"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","unstructured":"Sai\u00a0Kiran Cherupally et\u00a0al. 2022. Improving DNN Hardware Accuracy by In-Memory Computing Noise Injection. IEEE Des. & Test 39 4 (2022) 71\u201380. 10.1109\/MDAT.2021.3139047","DOI":"10.1109\/MDAT.2021.3139047"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","unstructured":"Xin Fan et\u00a0al. 2019. Synthesizable Memory Arrays Based on Logic Gates for Subthreshold Operation in IoT. IEEE Trans. Circuits Syst. I Reg. Papers 66 3 (2019) 941\u2013954. 10.1109\/TCSI.2018.2873026","DOI":"10.1109\/TCSI.2018.2873026"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED60706.2024.10528682"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185253"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","unstructured":"Hongwu Jiang et\u00a0al. 2023. ENNA: An Efficient Neural Network Accelerator Design Based on ADC-Free Compute-In-Memory Subarrays. IEEE Trans. Circuits Syst. I Reg. Papers 70 1 (2023) 353\u2013363. 10.1109\/TCSI.2022.3208755","DOI":"10.1109\/TCSI.2022.3208755"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10528997"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","unstructured":"Gokul Krishnan et\u00a0al. 2022. Hybrid RRAM\/SRAM In-Memory Computing for Robust DNN Acceleration. IEEE Trans. Computer-Aided Design Integr. Circuits Syst. 41 11 (2022) 4241\u20134252. 10.1109\/TCAD.2022.3197516","DOI":"10.1109\/TCAD.2022.3197516"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED58423.2023.10244608"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911382"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590220"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","unstructured":"Jie Lou et\u00a0al. 2024. An Energy Efficient All-Digital Time-Domain Compute-in-Memory Macro Optimized for Binary Neural Networks. IEEE Trans. Circuits Syst. I Reg. Papers 71 1 (2024) 287\u2013298. 10.1109\/TCSI.2023.3323205","DOI":"10.1109\/TCSI.2023.3323205"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10529063"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","unstructured":"Jiahao Song et\u00a0al. 2021. TD-SRAM: Time-Domain-Based In-Memory Computing Macro for Binary Neural Networks. IEEE Trans. Circuits Syst. I Reg. Papers 68 8 (2021) 3377\u20133387. 10.1109\/TCSI.2021.3083275","DOI":"10.1109\/TCSI.2021.3083275"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","unstructured":"Xiangxing Yang et\u00a0al. 2023. An In-Memory-Computing Charge-Domain Ternary CNN Classifier. IEEE J. Solid-State Circuits 58 5 (2023) 1450\u20131461. 10.1109\/JSSC.2023.3238725","DOI":"10.1109\/JSSC.2023.3238725"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","unstructured":"Heng You et\u00a0al. 2024. A 1\u20138b Reconfigurable Digital SRAM Compute-in-Memory Macro for Processing Neural Networks. IEEE Trans. Circuits Syst. I Reg. Papers 71 4 (2024) 1602\u20131614. 10.1109\/TCSI.2024.3355944","DOI":"10.1109\/TCSI.2024.3355944"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","unstructured":"Chengshuo Yu et\u00a0al. 2022. A 65-nm 8T SRAM Compute-in-Memory Macro With Column ADCs for Processing Neural Networks. IEEE J. Solid-State Circuits 57 11 (2022) 3466\u20133476. 10.1109\/JSSC.2022.3162602","DOI":"10.1109\/JSSC.2022.3162602"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:39:55Z","timestamp":1751035195000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735161"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":21,"alternative-id":["10.1145\/3716368.3735161","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735161","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}