{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:43Z","timestamp":1773247063151,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["24JD1402500"],"award-info":[{"award-number":["24JD1402500"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735164","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"619-625","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Inductance-aware Clock Network Synthesis Considering Hierarchical Interconnects in 3D ICs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8638-2174","authenticated-orcid":false,"given":"Jindong","family":"Zhou","sequence":"first","affiliation":[{"name":"ShanghaiTech University, shanghai, China; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, shanghai, China and University of Chinese Academy of Sciences, beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3482-1233","authenticated-orcid":false,"given":"Zi'Ang","family":"Ge","sequence":"additional","affiliation":[{"name":"ShanghaiTech University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-3872-143X","authenticated-orcid":false,"given":"Chenbo","family":"Xi","sequence":"additional","affiliation":[{"name":"ShanghaiTech University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9515-9302","authenticated-orcid":false,"given":"Pingqiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"ShanghaiTech University, shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","volume-title":"Integrity 3D-IC Platform White Paper","year":"2023","unstructured":"Cadence. 2023. Integrity 3D-IC Platform White Paper. https:\/\/www.cadence.com\/en_US\/home\/resources\/white-papers\/secured\/system-driven-ppa-for-multi-chiplet-designs-wp.html"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Shivangi Chandrakar Deepika Gupta and Manoj\u00a0Kumar Majumder. 2021. Role of through silicon via in 3D integration: Impact on delay and power. Journal of Circuits Systems and Computers (JCSC) 30 03 (2021) 2150051.","DOI":"10.1142\/S0218126621500511"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Ting-Hai Chao Yu-Chin Hsu Jan-Ming Ho and AB Kahng. 1992. Zero skew clock routing with minimum wirelength. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 39 11 (1992) 799\u2013814.","DOI":"10.1109\/82.204128"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811113"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521489"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Matthew\u00a0R Guthaus Gustavo Wilke and Ricardo Reis. 2013. Revisiting automated physical synthesis of high-performance clock networks. ACM Transactions on Design Automation of Electronic Systems (TODAES) 18 2 (2013) 1\u201327.","DOI":"10.1145\/2442087.2442102"},{"key":"e_1_3_3_1_8_2","first-page":"715","volume-title":"Proceedings of Design Automation Conference (DAC)","author":"Ismail Yehea\u00a0I","year":"1999","unstructured":"Yehea\u00a0I Ismail, Eby\u00a0G Friedman, and Jose\u00a0L Neves. 1999. Equivalent Elmore delay for RLC trees. In Proceedings of Design Automation Conference (DAC). 715\u2013720."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"Guruprasad Katti Michele Stucchi Kristin De\u00a0Meyer and Wim Dehaene. 2010. Electrical modeling and characterization of through silicon via for three-dimensional ICs. IEEE Transactions on Electron Devices (TED) 57 1 (2010) 256\u2013262.","DOI":"10.1109\/TED.2009.2034508"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"Tak-Yung Kim and Taewhan Kim. 2011. Clock tree synthesis for TSV-based 3D IC designs. ACM Transactions on Design Automation of Electronic Systems (TODAES) 16 4 (2011) 1\u201321.","DOI":"10.1145\/2003695.2003708"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Tak-Yung Kim and Taewhan Kim. 2012. Resource allocation and design techniques of prebond testable 3-D clock tree. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 32 1 (2012) 138\u2013151.","DOI":"10.1109\/TCAD.2012.2212193"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-18675-7"},{"key":"e_1_3_3_1_13_2","first-page":"1","volume-title":"Proceedings of IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","author":"Lin Minghao","year":"2016","unstructured":"Minghao Lin, Heming Sun, and Shinji Kimura. 2016. Power-efficient and slew-aware three dimensional gated clock tree synthesis. In Proceedings of IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC). 1\u20136."},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Tiantao Lu Caleb Serafy Zhiyuan Yang Sandeep\u00a0Kumar Samal Sung\u00a0Kyu Lim and Ankur Srivastava. 2017. TSV-based 3-D ICs: design methods and tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 36 10 (2017) 1593\u20131619.","DOI":"10.1109\/TCAD.2017.2666604"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742068"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"Tiantaoo Lu and Ankur Srivastava. 2017. Low-power clock tree synthesis for 3D-ICs. ACM Transactions on Design Automation of Electronic Systems (TODAES) 22 3 (2017) 1\u201324.","DOI":"10.1145\/3019610"},{"key":"e_1_3_3_1_17_2","unstructured":"NCSU. 2011. FreePDK45. eda.ncsu.edu\/freepdk\/freepdk45."},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"crossref","unstructured":"Deok\u00a0Keun Oh Mu\u00a0Jun Choi and Ju\u00a0Ho Kim. 2019. Thermal-aware 3D symmetrical buffered clock tree synthesis. ACM Transactions on Design Automation of Electronic Systems (TODAES) 24 3 (2019) 1\u201322.","DOI":"10.1145\/3313798"},{"key":"e_1_3_3_1_19_2","first-page":"487","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference (CICC)","author":"Qi Xiaoning","year":"2000","unstructured":"Xiaoning Qi, Gaofeng Wang, Zhiping Yu, R.W. Dutton, Tak Young, and N. Chang. 2000. On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 487\u2013490."},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"P.J. Restle T.G. McNamara D.A. Webber P.J. Camporese K.F. Eng et\u00a0al. 2001. A clock distribution network for microprocessors. IEEE Journal of Solid-State Circuits (JSSC) 36 5 (2001) 792\u2013799.","DOI":"10.1109\/4.918917"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"crossref","unstructured":"Yousef Safari and Boris Vaisband. 2023. A Robust integrated power delivery methodology for 3-D ICs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI) 31 3 (2023) 287\u2013295.","DOI":"10.1109\/TVLSI.2022.3214793"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Kamineni Sumanth\u00a0Kumar and John Reuben. 2016. Minimal buffer insertion based low power clock tree synthesis for 3D integrated circuits. Journal of Circuits Systems and Computers (JCSC) 25 11 (2016) 1650142.","DOI":"10.1142\/S0218126616501425"},{"key":"e_1_3_3_1_23_2","volume-title":"Advance Packaging: Enabling Moore\u2019s Law\u2019s Next Frontier through Heterogeneous Integration","author":"Swaminathan Raja","year":"2021","unstructured":"Raja Swaminathan. 2021. Advance Packaging: Enabling Moore\u2019s Law\u2019s Next Frontier through Heterogeneous Integration. https:\/\/hc33.hotchips.org\/assets\/program\/tutorials\/2021%20Hot%20Chips%20AMD%20Advanced%20Packaging%20Swaminathan%20Final%20%2020210820.pdf"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1201\/b19225"},{"key":"e_1_3_3_1_27_2","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Tsai Chia-Chun","year":"2006","unstructured":"Chia-Chun Tsai, Jan-Ou Wu, Chien-Wen Kao, Trong-Yen Lee, and Rong-Shue Hsiao. 2006. Coupling aware RLC-based clock routings for crosstalk minimization. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)."},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406949"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"crossref","unstructured":"Shyh-Chyi Wong Gwo-Yann Lee and Dye-Jyun Ma. 2000. Modeling of interconnect capacitance delay and crosstalk in VLSI. IEEE Transactions on Semiconductor Manufacturing (TSM) 13 1 (2000) 108\u2013111.","DOI":"10.1109\/66.827350"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731565"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053144"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"crossref","unstructured":"Xin Zhao Jacob Minz and Sung\u00a0Kyu Lim. 2011. Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs. IEEE Transactions on Components Packaging and Manufacturing Technology (TCPMT) 1 2 (2011) 247\u2013259.","DOI":"10.1109\/TCPMT.2010.2099590"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","location":"New Orleans LA USA","acronym":"GLSVLSI '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:39:32Z","timestamp":1751035172000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735164"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":31,"alternative-id":["10.1145\/3716368.3735164","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735164","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}