{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T15:10:09Z","timestamp":1751037009133,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["24JD1402500"],"award-info":[{"award-number":["24JD1402500"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735165","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"413-419","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Clock-Wirelength-Driven Detailed Placement"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-3482-1233","authenticated-orcid":false,"given":"Ziang","family":"Ge","sequence":"first","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-2923-8459","authenticated-orcid":false,"given":"Yikai","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8638-2174","authenticated-orcid":false,"given":"Jindong","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9515-9302","authenticated-orcid":false,"given":"Pingqiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"ALGLIB. [n. d.]. https:\/\/www.alglib.net\/"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Ting-Hai Chao Yu-Chin Hsu Jan-Ming Ho and A.B. Kahng. 1992. Zero skew clock routing with minimum wirelength. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 39 11 (1992) 799\u2013814.","DOI":"10.1109\/82.204128"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247857"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Tung-Chieh Chen Zhe-Wei Jiang Tien-Chang Hsu Hsin-Chen Chen and Yao-Wen Chang. 2008. NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27 7 (2008) 1228\u20131240.","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Chung-Kuan Cheng Andrew\u00a0B. Kahng Ilgweon Kang and Lutong Wang. 2019. RePlAce: Advancing Solution Quality and Routability Validation in Global Placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 38 9 (2019) 1717\u20131730.","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"e_1_3_3_1_8_2","first-page":"1","volume-title":"IEEE International Symposium on Circuits and Systems","author":"Choi Byungho","year":"2023","unstructured":"Byungho Choi, Yonghwi Kwon, Umar Afzaal, and Youngsoo Shin. 2023. Multisource Clock Tree Synthesis Through Sink Clustering and Fast Clock Latency Prediction. In IEEE International Symposium on Circuits and Systems. 1\u20134."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560523"},{"key":"e_1_3_3_1_10_2","first-page":"01","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design","author":"Ding Jinghao","year":"2023","unstructured":"Jinghao Ding, Linhao Lu, Zhaoqi Fu, Jie Ma, Mengshi Gong, Yuanrui Qi, and Wenxin Yu. 2023. Clock Aware Low Power Placement. In IEEE\/ACM International Conference on Computer-Aided Design. 01\u201308."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Roy Jonker and Ton Volgenant. 1987. A shortest augmenting path algorithm for dense and sparse linear assignment problems. Computing 38 4 (1987) 325\u2013340.","DOI":"10.1007\/BF02278710"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"crossref","unstructured":"Myung-Chul Kim Dong-Jin Lee and Igor\u00a0L. Markov. 2012. SimPL: An Effective Placement Algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31 1 (2012) 50\u201360.","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Dong-Jin Lee and Igor\u00a0L. Markov. 2012. Obstacle-Aware Clock-Tree Shaping During Placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31 2 (2012) 205\u2013216.","DOI":"10.1109\/TCAD.2011.2173490"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658243"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Yibo Lin Zixuan Jiang Jiaqi Gu Wuxi Li Shounak Dhar Haoxing Ren Brucek Khailany and David\u00a0Z. Pan. 2021. DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40 4 (2021) 748\u2013761.","DOI":"10.1109\/TCAD.2020.3003843"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"Yibo Lin Wuxi Li Jiaqi Gu Haoxing Ren Brucek Khailany and David\u00a0Z. Pan. 2020. ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39 12 (2020) 5083\u20135096.","DOI":"10.1109\/TCAD.2020.2971531"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Jingwei Lu Pengwen Chen Chin-Chih Chang Lu Sha Dennis Jen-Hsin Huang Chin-Chi Teng and Chung-Kuan Cheng. 2015. ePlace: Electrostatics-based placement using fast fourier transform and Nesterov\u2019s method. ACM Transactions on Design Automation of Electronic Systems 20 2 (2015) 1\u201334.","DOI":"10.1145\/2699873"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055182"},{"key":"e_1_3_3_1_19_2","first-page":"48","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design","author":"Pan Min","year":"2005","unstructured":"Min Pan, N. Viswanathan, and C. Chu. 2005. An efficient and effective detailed placement algorithm. In IEEE\/ACM International Conference on Computer-Aided Design. 48\u201355."},{"key":"e_1_3_3_1_20_2","first-page":"2040","volume-title":"IEEE International Symposium on Circuits and Systems","author":"Wang Yanfeng","year":"2007","unstructured":"Yanfeng Wang, Qiang Zhou, Xianlong Hong, and Yici Cai. 2007. Clock-Tree Aware Placement Based on Dynamic Clock-Tree Building. In IEEE International Symposium on Circuits and Systems. 2040\u20132043."}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:39:39Z","timestamp":1751035179000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735165"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":19,"alternative-id":["10.1145\/3716368.3735165","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735165","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}