{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:58:59Z","timestamp":1780675139208,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","funder":[{"name":"Ministry of Science and Technology of Taiwan","award":["112-2221-E-006-179-MY3"],"award-info":[{"award-number":["112-2221-E-006-179-MY3"]}]},{"name":"Global Unichip Corporation, Tainan"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735167","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"752-757","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An Effective Voltage-drop Aware Analytical Placement Approach"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8637-2144","authenticated-orcid":false,"given":"Jai Ming","family":"Lin","sequence":"first","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6751-1090","authenticated-orcid":false,"given":"Pin Yu","family":"Chen","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5625-044X","authenticated-orcid":false,"given":"Min Chia","family":"Tsai","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-6760-4016","authenticated-orcid":false,"given":"Chen Fa","family":"Tsai","sequence":"additional","affiliation":[{"name":"Global Unichip Corporation, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4333-5355","authenticated-orcid":false,"given":"De Shiun","family":"Fu","sequence":"additional","affiliation":[{"name":"Global Unichip Corporation, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5542-7163","authenticated-orcid":false,"given":"Che Li","family":"Lin","sequence":"additional","affiliation":[{"name":"Global Unichip Corporation, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"T.-C. Chen Z.-W. Jiang T.-C. Hsu H.-C. Chen and Y.-W. Chang \u201cNTUplace3: An analytical placer for large-scale mixed-size designs with pre-placed blocks and density constraints \u201d IEEE Trans. of TCAD vol. 27 no. 7 pp. 1228\u20131240 2008.","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"C. Cheng A. B. Kahng I. Kang and L. Wang \u201cRePlAce: Advancing solution quality and routability validation in global placement \u201d IEEE Trans. of TCAD vol. 38 no. 9 pp. 1717\u20131730 2018.","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"A. B. Kahng B. Liu and Q. Wang \u201cSupply voltage degradation aware analytical placement \u201d in Proc. of ICCD pp. 437\u2013443 2005.","DOI":"10.1109\/ICCD.2005.101"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Y. Chuang P. Lee and Y. Chang \u201cVoltage-drop aware analytical placement by global power spreading for mixed-size circuit designs \u201d IEEE Trans. of TCAD vol. 30 no. 11 pp. 1649\u20131662 2011.","DOI":"10.1109\/TCAD.2011.2163071"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"X. He et al. \u201cRipple 2.0: High quality routability-driven placement via global router integration \u201d in Proc. of DAC pp. 1\u20136 2013.","DOI":"10.1145\/2463209.2488922"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"M. R. Hestenes and E. Stiefel \u201cMethods of conjugate gradients for solving linear systems \u201d J. Res. Nat. Bur. Stand. vol. 49 no. 6 pp. 409\u2013436 1952.","DOI":"10.6028\/jres.049.044"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"S. i. Heo A. B. Kahng M. Kim L. Wang and C. Yang. \u201cDetailed placement for IR drop mitigation by power staple insertion in sub-10nm VLSI \u201d in Proc. of DATE pp. 830\u2013835 2019.","DOI":"10.23919\/DATE.2019.8715096"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"M.-K. Hsu et al. \u201cNTUplace4h: A novel routability-driven placement algorithm for hierarchical mixed-size circuit designs \u201d IEEE Trans. of TCAD vol. 33 no. 12 pp. 1914\u20131927 2014.","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"C. -C. Huang et al. \u201cNTUplace4dr: A detailed-routing-driven placer for mixed-size circuit designs with technology and region constraints \u201d IEEE Trans. of TCAD vol. 37 no. 3 pp. 669\u2013681 2018.","DOI":"10.1109\/TCAD.2017.2712665"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"X. -X. Huang H. -C. Chen S. -W. Wang I. H. -R. Jiang Y. -C. Chou and C. -H. Tsai \u201cDynamic IR-drop ECO optimization by cell movement with current waveform staggering and machine learning guidance \u201d in Proc. of ICCAD pp. 1-9 2020.","DOI":"10.1145\/3400302.3415614"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"crossref","unstructured":"Z.-W. Jiang B.-Y. Su and Y.-W. Chang \u201cRoutability-driven analytical placement by net overlapping removal for large-scale mixed-size designs \u201d in Proc. of DAC pp. 167\u2013172 2008.","DOI":"10.1145\/1391469.1391513"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"A. B. Kahng and Q. Wang \u201cImplementation and extensibility of an analytic placer \u201d IEEE Trans. of TCAD vol. 24 no. 5 pp. 734\u2013747 2005.","DOI":"10.1109\/TCAD.2005.846366"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"M. -C. Kim J. Hu D. -J. Lee and I. L. Markov \u201cA SimPLR method for routability-driven placement \u201d in Proc. of ICCAD pp. 67\u201373 2011","DOI":"10.1109\/ICCAD.2011.6105307"},{"key":"e_1_3_3_1_15_2","unstructured":"M. Kuwano and Y. Takashima \u201cStable-LSE based analytical placement with overlap removable length \u201d in Proc. of SASIMI 2010."},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"J.-M. Lin S.-T. Li and Y.-T. Wang \u201cRoutability-driven mixed-size placement prototyping approach considering design hierarchy and indirect connectivity between macros \u201d in Proc. of DAC 2019.","DOI":"10.1145\/3316781.3317901"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"J. -M. Lin C. -W. Huang L. -C. Zane M. -C. Tsai C. -L. Lin and C. -F. Tsai \u201cRoutability-driven global placer target on removing global and local congestion for VLSI designs \u201d in Proc. of ICCAD 2021.","DOI":"10.1109\/ICCAD51958.2021.9643544"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"crossref","unstructured":"Haifeng Qian S. R. Nassif and S. S. Sapatnekar \u201cRandom walks in a supply network \u201d in Proc. of DAC pp. 93\u201398 2003.","DOI":"10.1145\/775832.775860"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"P. Spindler and F. M. Johannes \u201cFast and accurate routing demand estimation for efficient routability-driven placement \u201d in Proc. of DATE pp. 1\u20136 2007.","DOI":"10.1109\/DATE.2007.364463"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"Chun-Kai Wang Chuan-Chia Huang Sean Shih-Ying Liu Ching-Yu Chin Sheng-Te Hu Wei-Chen Wu and Hung-Ming Chen. \u201cClosing the gap between global and detailed placement: Techniques for improving routability \u201d in Proc. of ISPD pp. 149\u2013156 2015.","DOI":"10.1145\/2717764.2717776"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"crossref","unstructured":"Y. -J. Xie K. -Y. Chen and W. -K. Mak \u201cManufacturing-aware power staple insertion optimization by enhanced multi-row detailed placement refinement \u201d in Proc. of ASP-DAC pp. 872\u2013877 2021.","DOI":"10.1145\/3394885.3431570"},{"key":"e_1_3_3_1_22_2","unstructured":"Y. Zhong and M. D. F. Wong \u201cFast algorithms for IR drop analysis in large power grid \u201d in Proc. of ICCAD pp. 351\u2013357 2005."},{"key":"e_1_3_3_1_23_2","unstructured":"Synopsys Inc. https:\/\/www.synopsys.com"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","location":"New Orleans LA USA","acronym":"GLSVLSI '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:39:26Z","timestamp":1751035166000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735167"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":22,"alternative-id":["10.1145\/3716368.3735167","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735167","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}