{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T15:10:08Z","timestamp":1751037008064,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","funder":[{"DOI":"10.13039\/100020595","name":"National Science and Technology Council","doi-asserted-by":"publisher","award":["112-2221-E-008-097-MY3, 113-2218-E-007-020, 113-2640-E-008-001, 113-2640-E-006-001, 114-2218-E-007-002, 113-2923-E-006-009, 113-2221-E-006-215"],"award-info":[{"award-number":["112-2221-E-008-097-MY3, 113-2218-E-007-020, 113-2640-E-008-001, 113-2640-E-006-001, 114-2218-E-007-002, 113-2923-E-006-009, 113-2221-E-006-215"]}],"id":[{"id":"10.13039\/100020595","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735195","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:00:26Z","timestamp":1751032826000},"page":"126-133","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing Reliability and Energy Efficiency in Heterogeneous Multicore Systems: A Novel Task Deployment Strategy"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9616-7379","authenticated-orcid":false,"given":"Yu-Guang","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-9053-2173","authenticated-orcid":false,"given":"Yin-Rong","family":"Zhuo","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5157-2896","authenticated-orcid":false,"given":"Zheng-Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1994-7512","authenticated-orcid":false,"given":"Ing-Chao","family":"Lin","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_1_2","unstructured":"ARM. big.LITTLE in https:\/\/www.arm.com\/technologies\/big-little"},{"key":"e_1_3_3_1_2_2","unstructured":"ARM. DynamIQ in https:\/\/www.arm.com\/technologies\/dynamiq"},{"key":"e_1_3_3_1_3_2","unstructured":"APPle A17 pro processor https:\/\/www.apple.com\/iphone-15-pro\/"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942178"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3323163"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382539"},{"key":"e_1_3_3_1_8_2","volume-title":"Fault-Tolerant Systems","author":"Koren I.","year":"2007","unstructured":"I. Koren and C. M. Krishna, Fault-Tolerant Systems. San Mateo, CA, USA: Morgan Kaufmann, 2007."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974718"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774667"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3215690"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3018902"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTEST56034.2022.9850176"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2600595"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS58335.2023.00025"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCARC.2018.8541223"},{"key":"e_1_3_3_1_17_2","unstructured":"Intel \u201dIntel turbo boost \u201d in https:\/\/www.intel.com\/content\/www\/us\/en\/ architecture-and-technology\/turbo-boost\/turbo-boost-max-technology."},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"e_1_3_3_1_19_2","first-page":"1052","volume-title":"Modeling and minimization of PMOS NBTI effect for robust nanometer design,\" in Prof. of Design Automation Conference","author":"Vattikonda R.","year":"2006","unstructured":"R. Vattikonda, W. Wang and Y. Cao, \"Modeling and minimization of PMOS NBTI effect for robust nanometer design,\" in Prof. of Design Automation Conference, pp. 1047\u20131052, 2006."},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878168"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/2.62094"},{"key":"e_1_3_3_1_22_2","first-page":"14","volume-title":"Ernst et al., \"MiBench: A free, commercially representative embedded benchmark suite,\" in Proc. of Workshop on Workload Characterization","author":"Guthaus M.","year":"2001","unstructured":"M. Guthaus, J. Ringenberg, and D. Ernst et al., \"MiBench: A free, commercially representative embedded benchmark suite,\" in Proc. of Workshop on Workload Characterization., pp. 3\u201314, 2001."},{"key":"e_1_3_3_1_23_2","unstructured":"R. Gensh A. Aalsaud and A. Rafiev et al. \"Experiments with Odroid-XU3 board\" Tech. Rep. No. CS-TR-1471 2015."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/2693433.2693440"},{"key":"e_1_3_3_1_26_2","first-page":"469","volume-title":"Proc. International Symposium on Microarchitecture","author":"Li S.","year":"2009","unstructured":"S. Li, J. H. Ahn, and R.D. Strong et al., \u201dMcPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures,\u201d in Proc. International Symposium on Microarchitecture, pp. 469-480, 2009"},{"key":"e_1_3_3_1_27_2","first-page":"6","volume-title":"Proc. Design Automation Conference","author":"Brandalero M.","year":"2020","unstructured":"M. Brandalero, B. N. Lignati, and A. Carlos Schneider Beck et al., \u201dProactive Aging Mitigation in CGRAs through Utilization-Aware Allocation,\u201d in Proc. Design Automation Conference, pp. 1\u20136, 2020"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:36:51Z","timestamp":1751035011000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735195"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":27,"alternative-id":["10.1145\/3716368.3735195","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735195","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}