{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:35:27Z","timestamp":1773246927844,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62372461,62032001,62203457"],"award-info":[{"award-number":["62372461,62032001,62203457"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Defense Key Laboratory Project of the State Administration of Science and Industry for National Defense","award":["WDZC20235250112"],"award-info":[{"award-number":["WDZC20235250112"]}]},{"name":"Key Laboratory of Advanced Microprocessor Chips and Systems"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735198","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:00:26Z","timestamp":1751032826000},"page":"673-680","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-0032-9822","authenticated-orcid":false,"given":"Zhigang","family":"Fang","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0329-1775","authenticated-orcid":false,"given":"Renzhi","family":"Chen","sequence":"additional","affiliation":[{"name":"Qiyuan Lab, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3039-9617","authenticated-orcid":false,"given":"Zhijie","family":"Yang","sequence":"additional","affiliation":[{"name":"Defense Innovation Institute, Academy of Military Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9050-0866","authenticated-orcid":false,"given":"Yang","family":"Guo","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9718-1295","authenticated-orcid":false,"given":"Huadong","family":"Dai","sequence":"additional","affiliation":[{"name":"Defense Innovation Institute, Academy of Military Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3249-7333","authenticated-orcid":false,"given":"Lei","family":"Wang","sequence":"additional","affiliation":[{"name":"Defense Innovation Institute, Academy of Military Sciences, Beijing, China and Qiyuan Lab, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"Xi Deng Guangsheng Fan Liqian Chen Tun Li and Ji Wang. 2023. A Verilog code verification method based on C program analysis and verification techniques. Computer Engineering & Science 45 12 (2023) 2146."},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.2507\/31st.daaam.proceedings.078"},{"key":"e_1_3_3_1_4_2","unstructured":"Synopsys. 2024. SpyGlass Lint: Early Design Analysis for Logic Designers. https:\/\/www.synopsys.com\/verification\/static-and-formal-verification\/spyglass\/spyglass-lint.html"},{"key":"e_1_3_3_1_5_2","first-page":"418","volume-title":"Proceedings of the 33rd international convention MIPRO","author":"Jernej Novak","year":"2010","unstructured":"Novak Jernej, Krajnc Andrej, and Rok Zontar. 2010. Taxonomy of static code analysis tools. In Proceedings of the 33rd international convention MIPRO. 418\u2013422."},{"key":"e_1_3_3_1_6_2","unstructured":"Verilator Contributors. 2025. Verilator open-source SystemVerilog simulator and lint system. https:\/\/github.com\/verilator\/verilator"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/GCAT47503.2019.8978376"},{"key":"e_1_3_3_1_8_2","unstructured":"Bingkun Yao Ning Wang Jie Zhou Xi Wang Hong Gao Zhe Jiang and Nan Guan. 2024. Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog. CoRR abs\/2409.15186 (2024)."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657353"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676801"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST59942.2023.10409307"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"crossref","unstructured":"Xufeng Yao Haoyang Li Tsz\u00a0Ho Chan Wenyi Xiao Mingxuan Yuan Yu Huang Lei Chen and Bei Yu. 2024. HDLdebugger: Streamlining HDL debugging with Large Language Models. CoRR abs\/2403.11671 (2024).","DOI":"10.1145\/3735638"},{"key":"e_1_3_3_1_13_2","unstructured":"Kaiyan Chang Ying Wang Haimeng Ren Mengdi Wang Shengwen Liang Yinhe Han Huawei Li and Xiaowei Li. 2023. ChipGPT: How far are we from natural language hardware design. CoRR abs\/2305.14019 (2023)."},{"key":"e_1_3_3_1_14_2","unstructured":"Shailja Thakur Jason Blocklove Hammond Pearce Benjamin Tan Siddharth Garg and Ramesh Karri. 2023. AutoChip: Automating HDL Generation Using LLM Feedback. CoRR abs\/2311.04887."},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Shailja Thakur Baleegh Ahmad Hammond Pearce Benjamin Tan Brendan Dolan-Gavitt Ramesh Karri and Siddharth Garg. 2024. VeriGen: A Large Language Model for Verilog Code Generation. ACM Transactions on Design Automation of Electronic Systems (TODAES) 29 3 (2024) 46:1\u201346:31.","DOI":"10.1145\/3643681"},{"key":"e_1_3_3_1_16_2","first-page":"40145","volume-title":"Proceedings of the 41st International Conference on Machine Learning (ICML)","author":"Pei Zehua","year":"2024","unstructured":"Zehua Pei, Hui-Ling Zhen, Mingxuan Yuan, Yu Huang, and Bei Yu. 2024. BetterV: Controlled Verilog Generation with Discriminative Guidance. In Proceedings of the 41st International Conference on Machine Learning (ICML). 40145\u201340153."},{"key":"e_1_3_3_1_17_2","unstructured":"Yang Zhao Di Huang Chongxiao Li Pengwei Jin Ziyuan Nan TianYun Ma Lei Qi Yansong Pan Zhenxing Zhang Rui Zhang Xishan Zhang Zidong Du Qi Guo Xing Hu and Yunji Chen. 2024. CodeV: Empowering LLMs for Verilog Generation through Multi-Level Summarization. CoRR abs\/2407.10424 (2024)."},{"key":"e_1_3_3_1_18_2","unstructured":"Mingzhe Gao Jieru Zhao Zhe Lin Wenchao Ding Xiaofeng Hou Yu Feng Chao Li and Minyi Guo. 2024. AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs. CoRR abs\/2407.18333 (2024)."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"Shang Liu Wenji Fang Yao Lu Qijun Zhang Hongce Zhang and Zhiyao Xie. 2023. RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution. CoRR abs\/2312.08617 (2023).","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"e_1_3_3_1_20_2","unstructured":"Chia-Tung Ho Haoxing Ren and Brucek Khailany. 2024. VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool. CoRR abs\/2408.08927 (2024)."},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657356"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Haoyuan Wu Zhuolun He Xinyun Zhang Xufeng Yao Su Zheng Haisheng Zheng and Bei Yu. 2024. ChatEDA: A Large Language Model Powered Autonomous Agent for EDA. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 43 10 (2024) 3184\u20133197.","DOI":"10.1109\/TCAD.2024.3383347"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"crossref","unstructured":"Yongan Zhang Zhongzhi Yu Yonggan Fu Cheng Wan and Yingyan\u00a0Celine Lin. 2024. MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation. CoRR abs\/2407.01910 (2024).","DOI":"10.1109\/LAD62341.2024.10691738"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691801"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"crossref","unstructured":"Jason Blocklove Siddharth Garg Ramesh Karri and Hammond Pearce. 2024. Evaluating LLMs for Hardware Design and Test. CoRR abs\/2405.02326 (2024).","DOI":"10.1109\/LAD62341.2024.10691811"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546707"},{"key":"e_1_3_3_1_28_2","unstructured":"Zixi Zhang Greg Chadwick Hugo McNally Yiren Zhao and Robert\u00a0D. Mullins. 2023. LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation. CoRR abs\/2310.04535 (2023)."},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"e_1_3_3_1_30_2","unstructured":"Mingjie Liu Teodor-Dumitru Ene Robert Kirby Chris Cheng Nathaniel\u00a0Ross Pinckney Rongjian Liang Jonah Alben Himyanshu Anand Sanmitra Banerjee Ismet Bayraktaroglu Bonita Bhaskaran Bryan Catanzaro Arjun Chaudhuri Sharon Clay Bill Dally Laura Dang Parikshit Deshpande Siddhanth Dhodhi Sameer Halepete Eric Hill Jiashang Hu Sumit Jain Brucek Khailany Kishor Kunal Xiaowei Li Hao Liu Stuart\u00a0F. Oberman Sujeet Omar Sreedhar Pratty Jonathan Raiman Ambar Sarkar Zhengjiang Shao Hanfei Sun Pratik\u00a0P. Suthar Varun Tej Kaizhe Xu and Haoxing Ren. 2023. ChipNeMo: Domain-Adapted LLMs for Chip Design. CoRR abs\/2311.00176 (2023)."},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"crossref","unstructured":"Lei Chen Yiqi Chen Zhufei Chu Wenji Fang Tsung-Yi Ho Ru Huang Yu Huang Sadaf Khan Min Li Xingquan Li et\u00a0al. 2024. Large circuit models: opportunities and challenges. Science China Information Sciences 67 10 (2024) 1\u201342.","DOI":"10.1007\/s11432-024-4155-7"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"crossref","unstructured":"Carmine Vassallo Sebastiano Panichella Fabio Palomba Sebastian Proksch Harald\u00a0C. Gall and Andy Zaidman. 2020. How developers engage with static analysis tools in different contexts. Empirical Software Engineering 25 2 (2020) 1419\u20131457.","DOI":"10.1007\/s10664-019-09750-5"},{"key":"e_1_3_3_1_33_2","unstructured":"Cadence. 2024. JasperGold. https:\/\/www.cadence.com\/home\/tools\/system-design-and-verification\/formal-and-static-verification\/jasper-verification-platform.html"},{"key":"e_1_3_3_1_34_2","unstructured":"Siemens. 2024. Questa Lint. https:\/\/eda.sw.siemens.com\/en-US\/ic\/questa\/design-solutions\/lint"},{"key":"e_1_3_3_1_35_2","first-page":"672","volume-title":"Proceedings of the 35th International Conference on Software Engineering (ICSE)","author":"Johnson Brittany","year":"2013","unstructured":"Brittany Johnson, Yoonki Song, Emerson\u00a0R. Murphy-Hill, and Robert\u00a0W. Bowdidge. 2013. Why don\u2019t software developers use static analysis tools to find bugs?. In Proceedings of the 35th International Conference on Software Engineering (ICSE). 672\u2013681."},{"key":"e_1_3_3_1_36_2","volume-title":"Proceedings of the 36th Annual Conference on Neural Information Processing Systems (NeurIPS)","author":"Yao Shunyu","year":"2023","unstructured":"Shunyu Yao, Dian Yu, Jeffrey Zhao, Izhak Shafran, Tom Griffiths, Yuan Cao, and Karthik Narasimhan. 2023. Tree of Thoughts: Deliberate Problem Solving with Large Language Models. In Proceedings of the 36th Annual Conference on Neural Information Processing Systems (NeurIPS)."},{"key":"e_1_3_3_1_37_2","first-page":"1","volume-title":"Proceedings of the 24th Methods and Description Languages for Modelling and Verification of Circuits and Systems Workshop","author":"Ahmadi-Pour Sallar","year":"2021","unstructured":"Sallar Ahmadi-Pour, Vladimir Herdt, and Rolf Drechsler. 2021. Constrained Random Verification for RISC-V: Overview, Evaluation and Discussion. In Proceedings of the 24th Methods and Description Languages for Modelling and Verification of Circuits and Systems Workshop. 1\u20138."},{"key":"e_1_3_3_1_38_2","unstructured":"OpenAI. 2024. API Price. https:\/\/openai.com\/api\/pricing\/"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","location":"New Orleans LA USA","acronym":"GLSVLSI '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:36:49Z","timestamp":1751035009000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735198"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":37,"alternative-id":["10.1145\/3716368.3735198","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735198","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}