{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T21:39:53Z","timestamp":1781905193357,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2024YFB4505800"],"award-info":[{"award-number":["2024YFB4505800"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009592","name":"Beijing Municipal Science and Technology Commission","doi-asserted-by":"publisher","award":["Z241100004224015"],"award-info":[{"award-number":["Z241100004224015"]}],"id":[{"id":"10.13039\/501100009592","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735205","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"78-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Aphelios: A Selective Lock-step Neural Processing Unit Design"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-5503-5993","authenticated-orcid":false,"given":"Wenhao","family":"Sun","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2033-5057","authenticated-orcid":false,"given":"Yiming","family":"Gan","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1301-5271","authenticated-orcid":false,"given":"Yuhui","family":"Hao","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0904-6681","authenticated-orcid":false,"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"Marcello Barbirotta Abdallah Cheikh Antonio Mastrandrea Francesco Menichelli Marco Ottavi and Mauro Olivieri. 2023. Evaluation of Dynamic Triple Modular Redundancy in an Interleaved-Multi-Threading RISC-V Core. Journal of Low Power Electronics and Applications 13 1 (2023). 10.3390\/jlpea13010002","DOI":"10.3390\/jlpea13010002"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Yu-Hsin Chen Tushar Krishna Joel\u00a0S Emer and Vivienne Sze. 2016. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE journal of solid-state circuits 52 1 (2016) 127\u2013138.","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSRE5003.2020.00047"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSRE55969.2022.00019"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Roman Garaev Bader Rasheed and Adil\u00a0Mehmood Khan. 2024. Not So Robust after All: Evaluating the Robustness of Deep Neural Networks to Unseen Adversarial Attacks. Algorithms 17 4 (2024) 162.","DOI":"10.3390\/a17040162"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00033"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596683"},{"key":"e_1_3_3_1_10_2","unstructured":"Andrew\u00a0G Howard Menglong Zhu Bo Chen Dmitry Kalenichenko Weijun Wang Tobias Weyand Marco Andreetto and Hartwig Adam. 2017. Mobilenets: Efficient convolutional neural networks for mobile vision applications. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1704.04861 (2017)."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2016.57"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"crossref","unstructured":"Xabier Iturbe Balaji Venu Emre Ozer Jean-Luc Poupat Gregoire Gimenez and Hans-Ulrich Zurek. 2019. The Arm triple core lock-step (TCLS) processor. ACM Transactions on Computer Systems (TOCS) 36 3 (2019) 1\u201330.","DOI":"10.1145\/3323917"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589350"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-55120-826"},{"key":"e_1_3_3_1_15_2","unstructured":"Alex Krizhevsky Geoffrey Hinton et\u00a0al. 2009. Learning multiple layers of features from tiny images. (2009)."},{"key":"e_1_3_3_1_16_2","unstructured":"Alex Krizhevsky Ilya Sutskever and Geoffrey\u00a0E Hinton. 2012. Imagenet classification with deep convolutional neural networks. Advances in neural information processing systems 25 (2012)."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.100"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10602-1_48"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3264888.3264889"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"Caio Lunardi Fritz Previlon David Kaeli and Paolo Rech. 2018. On the efficacy of ECC and the benefits of FinFET transistor layout for GPU reliability. IEEE Transactions on Nuclear Science 65 8 (2018) 1843\u20131850.","DOI":"10.1109\/TNS.2018.2823786"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Shubhendu\u00a0S Mukherjee Christopher\u00a0T Weaver Joel Emer Steven\u00a0K Reinhardt and Todd Austin. 2003. Measuring architectural vulnerability factors. IEEE Micro 23 6 (2003) 70\u201375.","DOI":"10.1109\/MM.2003.1261389"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.173"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8363-16"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3433210.3453108"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00130"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/3194085.3194087"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","unstructured":"Kevin Reick Pia\u00a0N. Sanda Scott Swaney Jeffrey\u00a0W. Kellington Michael Mack Michael Floyd and Daniel Henderson. 2008. Fault-Tolerant Design of the IBM Power6 Microprocessor. IEEE Micro 28 2 (2008) 30\u201338. 10.1109\/MM.2008.22","DOI":"10.1109\/MM.2008.22"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_3_1_31_2","unstructured":"Ananda Samajdar Yuhao Zhu Paul Whatmough Matthew Mattina and Tushar Krishna. 2018. Scale-sim: Systolic cnn accelerator simulator. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1811.02883 (2018)."},{"key":"e_1_3_3_1_32_2","unstructured":"Silvaco. 2024. 15NM OPEN-CELL LIBRARY. http:\/\/www.si2.org\/open-cell-library\/. http:\/\/www.si2.org\/open-cell-library\/"},{"key":"e_1_3_3_1_33_2","unstructured":"Abhishek Tyagi Yiming Gan Shaoshan Liu Bo Yu Paul Whatmough and Yuhao Zhu. 2022. Thales: Formulating and Estimating Architectural Vulnerability Factors for DNN Accelerators. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2212.02649 (2022)."},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"crossref","unstructured":"Abhishek Tyagi Reiley Jeyapaul Chuteng Zhu Paul Whatmough and Yuhao Zhu. 2024. Characterizing Soft-Error Resiliency in Arm\u2019s Ethos-U55 Embedded Machine Learning Accelerator. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2404.09317 (2024).","DOI":"10.1109\/ISPASS61541.2024.00019"},{"key":"e_1_3_3_1_35_2","unstructured":"Shashikiran Venkatesha and Ranjani Parthasarathi. 2021. A Survey of fault mitigation techniques for multi-core architectures. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2112.14952 (2021)."},{"key":"e_1_3_3_1_36_2","doi-asserted-by":"crossref","unstructured":"Zishen Wan Yiming Gan Bo Yu Shaoshan Liu Arijit Raychowdhury and Yuhao Zhu. 2024. The Vulnerability-Adaptive Protection Paradigm. Commun. ACM 67 9 (2024) 66\u201377.","DOI":"10.1145\/3647638"},{"key":"e_1_3_3_1_37_2","unstructured":"Wenqi Wang Run Wang Lina Wang Zhibo Wang and Aoshuang Ye. 2019. Towards a robust deep neural network in texts: A survey. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1902.07285 (2019)."}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","location":"New Orleans LA USA","acronym":"GLSVLSI '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:38:51Z","timestamp":1751035131000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735205"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":36,"alternative-id":["10.1145\/3716368.3735205","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735205","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}