{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T15:10:07Z","timestamp":1751037007931,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62488101,62495104,62025404"],"award-info":[{"award-number":["62488101,62495104,62025404"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735219","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"278-283","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Concurrency-Aware Cache Miss Cost Prediction with Perceptron Learning"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-6659-5904","authenticated-orcid":false,"given":"Yuping","family":"Wu","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9481-7234","authenticated-orcid":false,"given":"Xiaoyang","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Illinois Institute of Technology, Chicago, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7337-1844","authenticated-orcid":false,"given":"Xiaoming","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0904-6681","authenticated-orcid":false,"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1093-0792","authenticated-orcid":false,"given":"Xian-He","family":"Sun","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Illinois Institute of Technology, Chicago, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP benchmark suite. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1508.03619 (2015)."},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"L.\u00a0A. Belady. 1966. A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal 5 2 (1966) 78\u2013101.","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00015"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322207"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_3_3_2_8_2","unstructured":"Nathan Gober et\u00a0al. 2022. The championship simulator: Architectural simulation for education and competition. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2210.14324 (2022)."},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001146"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Aamer Jaleel et\u00a0al. 2010. High performance cache replacement using re-reference interval prediction (RRIP). ACM SIGARCH CAN 38 3 (2010) 60\u201371.","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00046"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183550"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123942"},{"key":"e_1_3_3_2_15_2","first-page":"81","volume-title":"the 8th ISCA","author":"Kroft David","year":"1981","unstructured":"David Kroft. 1981. Lockup-free instruction fetch\/prefetch cache organization. In the 8th ISCA. IEEE Computer Society Press, 81\u201387."},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071125"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00090"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Moinuddin\u00a0K Qureshi and ohters. 2006. A case for MLP-aware cache replacement. ACM SIGARCH CAN 34 2 (2006) 167\u2013178.","DOI":"10.1145\/1150019.1136501"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"crossref","unstructured":"Frank Rosenblatt. 1958. The perceptron: a probabilistic model for information storage and organization in the brain. Psychological review 65 6 (1958) 386.","DOI":"10.1037\/h0042519"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"crossref","unstructured":"Cloyce\u00a0D. Spradling. 2007. SPEC CPU2006 benchmark tools. SIGARCH Comput. Archit. News 35 1 (mar 2007) 130\u2013134.","DOI":"10.1145\/1241601.1241625"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"Xian-He Sun and Xiaoyang Lu. 2023. The memory-bounded speedup model and its impacts in computing. JCST 38 1 (2023) 64\u201379.","DOI":"10.1007\/s11390-022-2911-1"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"crossref","unstructured":"Xian-He Sun and Dawei Wang. 2013. Concurrent average memory access time. Computer 47 5 (2013) 74\u201380.","DOI":"10.1109\/MC.2013.227"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783705"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"crossref","unstructured":"Wm\u00a0A Wulf and Sally\u00a0A McKee. 1995. Hitting the memory wall: implications of the obvious. ACM SIGARCH CAN 23 1 (1995) 20\u201324.","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_3_2_26_2","volume-title":"CRC held in conjuction with ISCA","author":"Young Vinson","year":"2017","unstructured":"Vinson Young et\u00a0al. 2017. SHiP++: Enhancing signature-based hit predictor for improved cache performance. In CRC held in conjuction with ISCA."},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257158"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:36:54Z","timestamp":1751035014000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735219"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":26,"alternative-id":["10.1145\/3716368.3735219","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735219","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}