{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T15:10:08Z","timestamp":1751037008539,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","funder":[{"name":"NSF","award":["2403409"],"award-info":[{"award-number":["2403409"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735223","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:00:26Z","timestamp":1751032826000},"page":"758-763","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["ML4SODA: A Decision Tree Guided Design Space Exploration for Fast and High Quality MLIR-based HLS"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-3436-0300","authenticated-orcid":false,"given":"Darshith","family":"Manjunath","sequence":"first","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1855-3810","authenticated-orcid":false,"given":"Nicolas Bohm","family":"Agostini","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9452-120X","authenticated-orcid":false,"given":"Antonino","family":"Tumeo","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, Washington, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7411-8923","authenticated-orcid":false,"given":"Jeff","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9859-7778","authenticated-orcid":false,"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"Nicolas\u00a0Bohm Agostini et\u00a0al. 2022. Bridging Python to Silicon: The SODA Toolchain. IEEE Micro (2022).","DOI":"10.1109\/MM.2022.3178580"},{"key":"e_1_3_3_1_3_2","unstructured":"Md\u00a0Rubel Ahmed et\u00a0al. 2024. AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs. arXiv e-prints (2024)."},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"T Ajayi et\u00a0al. 2019. OpenROAD: Toward a Self-Driving Open-Source Digital Layout Implementation Tool Chain. Proc. GOMACTECH (2019).","DOI":"10.1145\/3316781.3326334"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Serena Curzel et\u00a0al. 2022. End-to-end synthesis of dynamically controlled machine learning accelerators. IEEE Trans. Comput. (2022).","DOI":"10.1109\/TC.2022.3211430"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643449"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586110"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Lorenzo Ferretti et\u00a0al. 2021. DB4HLS: A Database of High-Level Synthesis Design Space Explorations. IEEE Embedded Systems Letters (2021).","DOI":"10.1109\/LES.2021.3066882"},{"key":"e_1_3_3_1_9_2","unstructured":"Hyegang Jun et\u00a0al. 2023. AutoScaleDSE: A Scalable Design Space Exploration Engine for HLS. ACM Trans. Reconfigurable Technol. Syst. (2023)."},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"e_1_3_3_1_11_2","unstructured":"Benjamin\u00a0Carrion Schafer and Zi Wang. 2020. High-Level Synthesis Design Space Exploration: Past Present and Future. IEEE TCAD (2020)."},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"crossref","unstructured":"Atefeh Sohrabizadeh et\u00a0al. 2022. AutoDSE: Enabling Software Programmers to Design Efficient FPGA Accelerators. ACM TODAES (2022).","DOI":"10.1145\/3494534"},{"key":"e_1_3_3_1_13_2","volume-title":"Proceedings of LATTE","author":"Ye Hanchen","year":"2021","unstructured":"Hanchen Ye et\u00a0al. 2021. ScaleHLS: Achieving scalable high-level synthesis through MLIR. In Proceedings of LATTE."},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3617232.3624850"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00040"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL64840.2024.00026"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:37:25Z","timestamp":1751035045000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735223"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":16,"alternative-id":["10.1145\/3716368.3735223","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735223","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}