{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T15:10:07Z","timestamp":1751037007833,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735231","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:00:26Z","timestamp":1751032826000},"page":"169-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Reconfigurable and Accurate Circuit-Level Substrate for DRAM Design and Analysis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0059-7436","authenticated-orcid":false,"given":"S M Mojahidul","family":"Ahsan","sequence":"first","affiliation":[{"name":"Electrical Engineering and Computer Science, The University of Kansas, Lawrence, Kansas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-9172-1363","authenticated-orcid":false,"given":"Mohammad","family":"Nouri","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2806-1384","authenticated-orcid":false,"given":"Ramesh Reddy","family":"Ganapam","sequence":"additional","affiliation":[{"name":"Electrical Engineering and Computer Science, Thr University of Kansas, Lawrence, Kansas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4622-2181","authenticated-orcid":false,"given":"Mohammad","family":"Alian","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6845-0361","authenticated-orcid":false,"given":"Tamzidul","family":"Hoque","sequence":"additional","affiliation":[{"name":"Electrical Engineering and Computer Science, Thr University of Kansas, Lawrence, Kansas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_2_2_2","volume-title":"LTspice, the open-source Spice circuit simulator","author":"Devices Analog","year":"1999","unstructured":"Analog Devices. 1999. LTspice, the open-source Spice circuit simulator. Analog Devices. https:\/\/www.analog.com\/en\/resources\/design-tools-and-calculators\/ltspice-simulator.html Accessed: 2024-06-02."},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R Hower Tushar Krishna Somayeh Sardashti et\u00a0al. 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39 2 (2011) 1\u20137.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_2_4_2","unstructured":"Cadence Design Systems. 2008. GPDK 45nm Technology Library. https:\/\/www.cadence.com. Accessed: 2024-06-02."},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","unstructured":"Yu\u00a0(Kevin) Cao. 2009. What is Predictive Technology Model (PTM)? SIGDA Newsl. 39 3 (mar 2009) 1. 10.1145\/1862891.1862892","DOI":"10.1145\/1862891.1862892"},{"key":"e_1_3_3_2_6_2","unstructured":"Kevin\u00a0K. Chang. 2017. Understanding and Improving the Latency of DRAM-Based Memory Systems. CoRR abs\/1712.08304 (2017). arXiv:https:\/\/arXiv.org\/abs\/1712.08304http:\/\/arxiv.org\/abs\/1712.08304"},{"key":"e_1_3_3_2_7_2","unstructured":"Berkeley\u00a0Short channel IGFET Model (BSIM)\u00a0Group. 2020. Berkeley Short-channel IGFET Model. https:\/\/bsim.berkeley.edu\/models\/bsim4\/. Accessed: 2024-04-28."},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589082"},{"key":"e_1_3_3_2_9_2","unstructured":"Predictive Technology Model (PTM)\u00a0Research Group. 2012. Predictive Technology Model. http:\/\/ptm.asu.edu\/. Accessed: 2024-06-02."},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"e_1_3_3_2_12_2","unstructured":"International Roadmap for Devices and Systems (IRDS). 2020. IRDS 2020 Edition. https:\/\/irds.ieee.org\/. Accessed: 2024-06-02."},{"key":"e_1_3_3_2_13_2","unstructured":"International Technology Roadmap for Semiconductors (ITRS). 2013. ITRS 2013 Edition. https:\/\/www.itrs2.net\/. Accessed: 2024-06-02."},{"volume-title":"DDR4 SDRAM Standard","year":"2021","key":"e_1_3_3_2_14_2","unstructured":"JEDEC. 2021. DDR4 SDRAM Standard. Technical Report."},{"key":"e_1_3_3_2_15_2","volume-title":"DDR4, JEDEC Standard JESD79-4C","author":"Association JEDEC Solid State Technology","year":"2012","unstructured":"JEDEC Solid State Technology Association. 2012. DDR4, JEDEC Standard JESD79-4C. JEDEC Solid State Technology Association, Arlington, VA 22201-2107, USA. \"JEDEC Standard JESD79-4C, Accessed: 2024-05-02\"."},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","unstructured":"Yoongu Kim Weikun Yang and Onur Mutlu. 2016. Ramulator: A Fast and Extensible DRAM Simulator. IEEE Comput. Archit. Lett. 15 1 (jan 2016) 45\u201349. 10.1109\/LCA.2015.2414456","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","unstructured":"Young\u00a0Kwon Kim Jin\u00a0Sung Lee Geon Kim Taesik Park Hui\u00a0Jung Kim Young\u00a0Pyo Cho Young\u00a0June Park and Myoung\u00a0Jin Lee. 2019. Partial Isolation Type Saddle-FinFET(Pi-FinFET) for Sub-30 nm DRAM Cell Transistors. Electronics 8 1 (2019). 10.3390\/electronics8010008","DOI":"10.3390\/electronics8010008"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","unstructured":"Shang Li Zhiyuan Yang Dhiraj Reddy Ankur Srivastava and Bruce Jacob. 2020. DRAMsim3: A Cycle-Accurate Thermal-Capable DRAM Simulator. IEEE Computer Architecture Letters 19 2 (2020) 106\u2013109. 10.1109\/LCA.2020.2973991","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589063"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"e_1_3_3_2_21_2","volume-title":"ISCA","author":"Marazzi Michele","year":"2024","unstructured":"Michele Marazzi, Tristan Sachsenweger, Flavien Solt, Peng Zeng, Kubo Takashi, Maksym Yarema, and Kaveh Razavi. 2024. HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging. In ISCA."},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179327"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"volume-title":"DDR4 SDRAM","year":"2021","key":"e_1_3_3_2_24_2","unstructured":"Micron 2021. DDR4 SDRAM. Micron. Rev. H, Accessed: 2024-05-02."},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","unstructured":"Muyeong Son Seung\u00a0Geun Jung Seung-Hwan Kim Euyjin Park Sul-Hwan Lee and Hyun-Yong Yu. 2021. Enhancement of DRAM Performance by Adopting Metal\u2013Interlayer\u2013Semiconductor Source\/Drain Contact Structure on DRAM Cell. IEEE Transactions on Electron Devices 68 5 (2021) 2275\u20132280. 10.1109\/TED.2021.3066140","DOI":"10.1109\/TED.2021.3066140"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","unstructured":"Alessio Spessot and Hyungrock Oh. 2020. 1T-1C Dynamic Random Access Memory Status Challenges and Prospects. IEEE Transactions on Electron Devices 67 4 (2020) 1382\u20131393. 10.1109\/TED.2020.2963911","DOI":"10.1109\/TED.2020.2963911"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","unstructured":"D. Takashima S. Watanabe H. Nakano Y. Oowaki and K. Ohuchi. 1994. Open\/folded bit-line arrangement for ultra-high-density DRAM\u2019s. IEEE Journal of Solid-State Circuits 29 4 (1994) 539\u2013542. 10.1109\/4.280706","DOI":"10.1109\/4.280706"},{"key":"e_1_3_3_2_29_2","volume-title":"NGspice, the open-source Spice circuit simulator","author":"Project The NGspice","year":"2024","unstructured":"The NGspice Project. 2024. NGspice, the open-source Spice circuit simulator. SourceForge. https:\/\/ngspice.sourceforge.io\/ Accessed: 2024-06-02."},{"key":"e_1_3_3_2_30_2","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective (4th ed.)","author":"Weste Neil","year":"2010","unstructured":"Neil Weste and David Harris. 2010. CMOS VLSI Design: A Circuits and Systems Perspective (4th ed.). Addison-Wesley Publishing Company, USA."},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","unstructured":"Chia-Ming Yang Jer-Chyi Wang Wei-Ping Lee Chien-Chi Lee Chih-Hung Lin Chung\u00a0Yuan Lee Jo-Hui Lin Hsin-Huei Chen Chih-Yuan Hsiao Ruey-Dar Chang and Chao-Sung Lai. 2013. Superior Improvements in GIDL and Retention by Fluorine Implantation in Saddle-Fin Array Devices for Sub-40-nm DRAM Technology. IEEE Electron Device Letters 34 9 (2013) 1124\u20131126. 10.1109\/LED.2013.2271274","DOI":"10.1109\/LED.2013.2271274"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1201\/9781003138747"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1201\/9781003138747g"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:36:41Z","timestamp":1751035001000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735231"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":32,"alternative-id":["10.1145\/3716368.3735231","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735231","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}