{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T09:04:42Z","timestamp":1783069482539,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","funder":[{"name":"Key Program of National Natural Science Foundation of China","award":["62034005"],"award-info":[{"award-number":["62034005"]}]},{"name":"The China Postdoctoral Science Foundation","award":["2024M750183"],"award-info":[{"award-number":["2024M750183"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735236","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"873-878","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["VAER: Via-Aware Escape Routing for Chiplet Interconnection"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-2099-5190","authenticated-orcid":false,"given":"Haochang","family":"Tian","sequence":"first","affiliation":[{"name":"School of Computer and Communication Engineering, University of Science and Technology Beijing, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0328-4241","authenticated-orcid":false,"given":"Weiqing","family":"Ji","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Engineering, University of Science and Technology Beijing, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9562-1365","authenticated-orcid":false,"given":"Mingyang","family":"Kou","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Engineering, University of Science and Technology Beijing, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6498-6138","authenticated-orcid":false,"given":"Chengkai","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Engineering, University of Science and Technology Beijing, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3027-1448","authenticated-orcid":false,"given":"Fei","family":"Li","sequence":"additional","affiliation":[{"name":"Empyrean Technology Co., Ltd., Beiijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8750-3086","authenticated-orcid":false,"given":"Hailong","family":"Yao","sequence":"additional","affiliation":[{"name":"School of Computer and Communication Engineering, University of Science and Technology Beijing, Beijing, China and Key Laboratory of Advanced Materials and Devices for Post-Moore Chips, Ministry of Education, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"Chen et al.2024. The Survey of Chiplet-based Integrated Architecture: An EDA perspective. Version Number: 1."},{"key":"e_1_3_3_1_3_2","first-page":"1","volume-title":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","author":"al. Graening et","year":"2023","unstructured":"Graening et al.2023. Chiplets: How Small is too Small?. In 2023 60th ACM\/IEEE Design Automation Conference (DAC). IEEE, San Francisco, CA, USA, 1\u20136."},{"key":"e_1_3_3_1_4_2","first-page":"380","volume-title":"2024 2nd International Symposium of Electronics Design Automation (ISEDA)","author":"al. Ji et","year":"2024","unstructured":"Ji et al.2024. LoopRoute: A Fast and Efficient Routing Method for Die-to-Die UCIe Interconnections. In 2024 2nd International Symposium of Electronics Design Automation (ISEDA). IEEE, Xi\u2019an, China, 380\u2013385."},{"key":"e_1_3_3_1_5_2","first-page":"19","volume-title":"Proceedings of the 19th international symposium on Physical design","author":"al. Luo et","year":"2010","unstructured":"Luo et al.2010. B-escape: a simultaneous escape routing algorithm based on boundary routing. In Proceedings of the 19th international symposium on Physical design. ACM, San Francisco California USA, 19\u201325."},{"key":"e_1_3_3_1_6_2","first-page":"1","volume-title":"2020 IEEE Custom Integrated Circuits Conference (CICC)","author":"al. Lee et","year":"2020","unstructured":"Lee et al.2020. Multi-die Integration Using Advanced Packaging Technologies. In 2020 IEEE Custom Integrated Circuits Conference (CICC). IEEE, Boston, MA, USA, 1\u20137."},{"key":"e_1_3_3_1_7_2","first-page":"1","volume-title":"2024 IEEE 37th International System-on-Chip Conference (SOCC)","author":"al. Liu et","year":"2024","unstructured":"Liu et al.2024. Integer Linear Programming Based Design of Deadlock-Free Routing for Chiplet-Based Systems. In 2024 IEEE 37th International System-on-Chip Conference (SOCC). IEEE, Dresden, Germany, 1\u20136."},{"key":"e_1_3_3_1_8_2","first-page":"1","volume-title":"2021 IEEE International 3D Systems Integration Conference (3DIC)","author":"al. Mastroianni et","year":"2021","unstructured":"Mastroianni et al.2021. Proposed Standardization of Heterogenous Integrated Chiplet Models. In 2021 IEEE International 3D Systems Integration Conference (3DIC). IEEE, Raleigh, NC, USA, 1\u20138."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"Ozdal et al.2008. Simultaneous Escape-Routing Algorithms for Via Minimization of High-Speed Boards. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27 1 (Jan. 2008) 84\u201395.","DOI":"10.1109\/TCAD.2007.907274"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"Tarjan et al.1972. Depth-First Search and Linear Graph Algorithms. SIAM J. Comput. 1 2 (June 1972) 146\u2013160.","DOI":"10.1137\/0201010"},{"key":"e_1_3_3_1_11_2","volume-title":"Gurobi Optimizer Reference Manual","author":"Inc. Gurobi Optimization","year":"2025","unstructured":"Gurobi Optimization Inc.2025. Gurobi Optimizer Reference Manual. Gurobi Optimization, LLC. https:\/\/www.gurobi.com\/"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","location":"New Orleans LA USA","acronym":"GLSVLSI '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:40:14Z","timestamp":1751035214000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735236"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":10,"alternative-id":["10.1145\/3716368.3735236","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735236","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}