{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T15:10:09Z","timestamp":1751037009123,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","funder":[{"DOI":"10.13039\/100006225","name":"Oak Ridge Associated Universities","doi-asserted-by":"publisher","award":["W911NF-25-2-0029"],"award-info":[{"award-number":["W911NF-25-2-0029"]}],"id":[{"id":"10.13039\/100006225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735242","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:00:26Z","timestamp":1751032826000},"page":"478-485","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Avoiding Malicious Nodes of a 3-D NoC with Security-Aware Priority-Based Routing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9432-5073","authenticated-orcid":false,"given":"Alec","family":"Aversa","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, Pennsylvania, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-6776-2542","authenticated-orcid":false,"given":"Hasin Ishraq","family":"Reefat","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Electrical Engineering, University of Maryland Baltimore County, Baltimore, Maryland, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5825-6637","authenticated-orcid":false,"given":"Naghmeh","family":"Karimi","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Electrical Engineering, University of Maryland Baltimore County, Baltimore, Maryland, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4230-1795","authenticated-orcid":false,"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Drexel Univesity, Philadelphia, Pennsylvania, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"V.\u00a0F. Pavlidis and E.\u00a0G. Friedman \u201c3-D topologies for networks-on-chip \u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol. 15 No. 10 pp. 1081\u20131090 Sep. 2007.","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"e_1_3_3_1_3_2","unstructured":"R.\u00a0Jarvis and M.\u00a0McIntyre \u201cSplit manufacturing method for advanced semiconductor circuits \u201d U.S. Patent 7195931 May 2004."},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Patnaik M.\u00a0Ashraf O.\u00a0Sinanoglu and J.\u00a0Knechtel \u201cA modern approach to IP protection and Trojan prevention: Split manufacturing for 3D ICs and obfuscation of vertical interconnects \u201d IEEE Transactions on Emerging Topics in Computing Vol. 9 No. 4 pp. 1815\u20131834 Oct. 2021.","DOI":"10.1109\/TETC.2019.2933572"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"J.\u00a0M. Joseph S.\u00a0Wrieden C.\u00a0Blochwitz A.\u00a0Garc\u00eda-Oritz and T.\u00a0Pionteck \u201cA simulation environment for design space exploration for asymmetric 3D-network-on-chip \u201d Proceedings of the International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) pp. 1\u20138 Jun. 2016.","DOI":"10.1109\/ReCoSoC.2016.7533908"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"M.\u00a0O. Agyeman and A.\u00a0Ahmadinia \u201cOptimising heterogeneous 3D networks-on-chip \u201d Proceedings of the International Symposium on Parallel Computing in Electrical Engineering pp. 25\u201330 Apr. 2011.","DOI":"10.1109\/PARELEC.2011.40"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"T.\u00a0Li J.\u00a0Hou J.\u00a0Yan R.\u00a0Liu H.\u00a0Yang and Z.\u00a0Sun \u201cChiplet heterogeneous integration technology\u2014status and challenges \u201d Electronics Vol. 9 No. 44 pp. 670 Apr. 2020.","DOI":"10.3390\/electronics9040670"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"D.\u00a0Fang H.\u00a0Li J.\u00a0Han and X.\u00a0Zeng \u201cRobustness analysis of mesh-based network-on-chip architecture under flooding-based denial of service attacks \u201d Proceedings of the IEEE International Conference on Networking Architecture and Storage pp. 178\u2013186 Jul. 2013.","DOI":"10.1109\/NAS.2013.29"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"J.\u00a0Mirkovic and P.\u00a0Reiher \u201cA taxonomy of DDoS attack and DDoS defense mechanisms \u201d SIGCOMM Computer Communication Review Vol. 34 No. 2 pp. 39\u201353 Apr. 2004.","DOI":"10.1145\/997150.997156"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"L.\u00a0Daoud and N.\u00a0Rafla \u201cRouting aware and runtime detection for infected network-on-chip routers \u201d Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) pp. 775\u2013778 Aug. 2018.","DOI":"10.1109\/MWSCAS.2018.8623972"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"A.\u00a0Kumar D.\u00a0Deb S.\u00a0Das and P.\u00a0Das \u201cedAttack: Hardware Trojan attack on on-chip packet compression \u201d IEEE Design & Test Vol. 40 No. 6 pp. 125\u2013135 Aug. 2023.","DOI":"10.1109\/MDAT.2023.3306718"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"crossref","unstructured":"M.\u00a0Hussain and H.\u00a0Guo \u201cPacket leak detection on hardware-Trojan infected NoCs for MPSoC systems \u201d Proceedings of the International Conference on Cryptography Security and Privacy pp. 85\u201390 Mar. 2017.","DOI":"10.1145\/3058060.3058061"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"J.\u00a0Rajendran E.\u00a0Gavas J.\u00a0Jimenez V.\u00a0Padman and R.\u00a0Karri \u201cTowards a comprehensive and systematic classification of hardware Trojans \u201d Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS) pp. 1871\u20131874 May 2010.","DOI":"10.1109\/ISCAS.2010.5537869"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"C.\u00a0Bao D.\u00a0Forte and A.\u00a0Srivastava \u201cTemperature tracking: Toward robust run-time detection of hardware Trojans \u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 34 No. 10 pp. 1577\u20131585 Apr. 2015.","DOI":"10.1109\/TCAD.2015.2424929"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"H.\u00a0Wang and B.\u00a0Halak \u201cHardware Trojan detection and high-precision localization in NoC-based MPSoC using machine learning \u201d Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC) pp. 516\u2013521 Jan. 2023.","DOI":"10.1145\/3566097.3567922"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"J.\u00a0Suzano F.\u00a0Abouzeid G.\u00a0Di\u00a0Natale A.\u00a0Philippe and P.\u00a0Roche \u201cOn hardware security and trust for chiplet-based 2.5D and 3D ICs: Challenges and innovations \u201d IEEE Access Vol. 12 pp. 29778\u201329794 Feb. 2024.","DOI":"10.1109\/ACCESS.2024.3368152"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Alhelaly J.\u00a0Dworak T.\u00a0Manikas P.\u00a0Gui K.\u00a0Nepal and A.\u00a0L. Crouch \u201cDetecting a Trojan die in 3D stacked integrated circuits \u201d Proceedings of the IEEE North Atlantic Test Workshop (NATW) pp. 1\u20136 May 2017.","DOI":"10.1109\/NATW.2017.7938027"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"crossref","unstructured":"R.\u00a0Manju A.\u00a0Das J.\u00a0Jose and P.\u00a0Mishra \u201cSECTAR: Secure NoC using Trojan aware routing \u201d Proceedings of the IEEE\/ACM International Symposium on Networks-on-Chip (NOCS) pp. 1\u20138 Sep. 2020.","DOI":"10.1109\/NOCS50636.2020.9241711"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Sankar R.\u00a0Gupta J.\u00a0Jose and S.\u00a0Nandi \u201cTROP: Trust-aware opportunistic routing in NoC with hardware Trojans \u201d ACM Transactions on Design Automation of Electronic Systems Vol. 29 No. 2 pp. 1\u201325 Mar. 2024.","DOI":"10.1145\/3639821"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"H.\u00a0I. Reefat A.\u00a0Aversa I.\u00a0Savidis and N.\u00a0Karimi \u201cTARN: Trust-aware routing to enhance security in 3D network-on-chips \u201d Proceedings of the Design Automation and Test in Europe Conference (DATE) Mar. 2025.","DOI":"10.23919\/DATE64628.2025.10992948"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"crossref","unstructured":"E.\u00a0Franz and A.\u00a0Gr\u00fctzner \u201cTrust-based adaptive routing for NoCs \u201d Proceedings of the International Conference of Embedded Computer Systems: Architectures Modeling and Simulation pp. 296\u2013310 Nov. 2023.","DOI":"10.1007\/978-3-031-46077-7_20"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Savva K.\u00a0Tatas and C.\u00a0Kyriacou \u201cApproximate priority hybrid 3D NoC buffered-bufferless router \u201d Micromachines Vol. 14 No. 2 pp. 335 Jan. 2023.","DOI":"10.3390\/mi14020335"},{"key":"e_1_3_3_1_23_2","unstructured":"M.\u00a0Naddunoori and M.\u00a0Devanathan \u201cCongestion aware priority-based routing using on-chip memory for NoC architecture \u201d South Eastern European Journal of Public Health Vol. 25 pp. 3000\u20133014 Jan. 2025."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"crossref","unstructured":"G.\u00a0Murali and S.\u00a0K. Lim \u201cHeterogeneous 3D ICs: Current status and future directions for physical design technologies \u201d Proceedings of the Design Automation & Test in Europe Conference & Exhibition (DATE) pp. 146\u2013151 Feb. 2021.","DOI":"10.23919\/DATE51398.2021.9474057"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"crossref","unstructured":"L.\u00a0Bamberg Joseph\u00a0J. M. A.\u00a0Garc\u00eda-Oritz and T.\u00a0Pionteck 3D interconnect architectures for heterogeneous technologies Springer 1 Edition Jun. 2022.","DOI":"10.1007\/978-3-030-98229-4"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"crossref","unstructured":"J.\u00a0M. Joseph L.\u00a0Bamberg D.\u00a0Ermel B.\u00a0R. Perjikolaei A.\u00a0Drewes A.\u00a0Garc\u00eda-Ortiz and T.\u00a0Pionteck \u201cNoCs in heterogeneous 3D SoCs: Co-design of routing strategies and microarchitectures \u201d IEEE Access Vol. 7 pp. 135145\u2013135163 Sep. 2019.","DOI":"10.1109\/ACCESS.2019.2942129"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:38:42Z","timestamp":1751035122000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735242"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":25,"alternative-id":["10.1145\/3716368.3735242","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735242","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}