{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T15:10:06Z","timestamp":1751037006943,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","funder":[{"name":"NSF","award":["2216772, 2228028, 2401537, 2448133, 2504839, 2447566"],"award-info":[{"award-number":["2216772, 2228028, 2401537, 2448133, 2504839, 2447566"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735276","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"811-816","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["From Prompt to Accelerator: A Perspective on LLM-Based Analog In-Memory Accelerator Design Automation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-8659-2040","authenticated-orcid":false,"given":"Deepak","family":"Vungarala","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9919-6626","authenticated-orcid":false,"given":"Md Hasibul","family":"Amin","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of South Carolina, Columbia, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0900-8768","authenticated-orcid":false,"given":"Arman","family":"Roohi","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Illinois Chicago, Chicago, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0793-7536","authenticated-orcid":false,"given":"Arnob","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1786-1152","authenticated-orcid":false,"given":"Ramtin","family":"Zand","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of South Carolina, Columbia, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2289-6381","authenticated-orcid":false,"given":"Shaahin","family":"Angizi","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"volume-title":"OpenAI GPT-4","year":"2024","key":"e_1_3_3_1_2_2","unstructured":"2024. OpenAI GPT-4. https:\/\/openai.com\/index\/hello-gpt-4o\/"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Md\u00a0Hasibul Amin Mohammed\u00a0E Elbtity and Ramtin Zand. 2022. Xbar-partitioning: a practical way for parasitics and noise tolerance in analog imc circuits. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 12 4 (2022) 867\u2013877.","DOI":"10.1109\/JETCAS.2022.3222966"},{"key":"e_1_3_3_1_4_2","unstructured":"Md\u00a0Hasibul Amin Mohammed\u00a0E. Elbtity and Ramtin Zand. 2023. IMAC-Sim:: A Circuit-level Simulator For In-Memory Analog Computing Architectures. Proceedings of the Great Lakes Symposium on VLSI 2023 (2023). https:\/\/api.semanticscholar.org\/CorpusID:258212813"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196009"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00044"},{"key":"e_1_3_3_1_7_2","unstructured":"Jitendra Bhandari et\u00a0al. 2025. Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI. arxiv:https:\/\/arXiv.org\/abs\/2411.14299\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2411.14299"},{"key":"e_1_3_3_1_8_2","unstructured":"Kaiyan Chang Ying Wang Haimeng Ren Mengdi Wang Shengwen Liang Yinhe Han Huawei Li and Xiaowei Li. 2023. ChipGPT: How far are we from natural language hardware design. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2305.14019 (2023)."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","unstructured":"Pai-Yu Chen Xiaochen Peng and Shimeng Yu. 2018. NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 12 (2018) 3067\u20133080. 10.1109\/TCAD.2018.2789723","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"Ping Chi et\u00a0al. 2016. Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. ACM SIGARCH Computer Architecture News 44 3 (2016) 27\u201339.","DOI":"10.1145\/3007787.3001140"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Damai Dai et\u00a0al. 2022. Why can gpt learn in-context? language models implicitly perform gradient descent as meta-optimizers. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2212.10559 (2022).","DOI":"10.18653\/v1\/2023.findings-acl.247"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323953"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"e_1_3_3_1_14_2","unstructured":"Yao Lai et\u00a0al. 2024. AnalogCoder: Analog circuit design via training-free code generation. (2024)."},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC60800.2023.10386958"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Bardia Nadimi and Hao Zheng. 2024. A Multi-Expert Large Language Model Architecture for Verilog Code Generation. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2404.08029 (2024).","DOI":"10.1109\/LAD62341.2024.10691683"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","unstructured":"Shvetank Prakash et\u00a0al. 2025. QuArch: A Question-Answering Dataset for AI Agents in Computer Architecture. IEEE Computer Architecture Letters 24 1 (2025) 105\u2013108. 10.1109\/LCA.2025.3541961","DOI":"10.1109\/LCA.2025.3541961"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","unstructured":"Malte Rasch et\u00a0al. 2021. A Flexible and Fast PyTorch Toolkit for Simulating Training and Inference on Analog Crossbar Arrays. 1\u20134. 10.1109\/AICAS51828.2021.9458494","DOI":"10.1109\/AICAS51828.2021.9458494"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"Ali Shafiee Anirban Nag Naveen Muralimanohar Rajeev Balasubramonian John\u00a0Paul Strachan Miao Hu R\u00a0Stanley Williams and Vivek Srikumar. 2016. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ACM SIGARCH Computer Architecture News 44 3 (2016) 14\u201326.","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"crossref","unstructured":"Shailja Thakur Baleegh Ahmad Hammond Pearce Benjamin Tan Brendan Dolan-Gavitt Ramesh Karri and Siddharth Garg. 2024. Verigen: A large language model for verilog code generation. ACM Transactions on Design Automation of Electronic Systems 29 3 (2024) 1\u201331.","DOI":"10.1145\/3643681"},{"key":"e_1_3_3_1_22_2","unstructured":"Shailja Thakur Jason Blocklove Hammond Pearce Benjamin Tan Siddharth Garg and Ramesh Karri. 2023. Autochip: Automating hdl generation using llm feedback. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2311.04887 (2023)."},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.5555\/528264"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"crossref","unstructured":"Deepak Vungarala Sakila Alam Arnob Ghosh and Shaahin Angizi. 2024. SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidance. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2410.20553 (2024).","DOI":"10.1109\/ICRC64395.2024.10937006"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"crossref","unstructured":"Deepak Vungarala Md\u00a0Hasibul Amin Pietro Mercati Arnob Ghosh Arman Roohi Ramtin Zand and Shaahin Angizi. 2025. LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2503.13301 (2025).","DOI":"10.1109\/FCCM62733.2025.00071"},{"key":"e_1_3_3_1_26_2","unstructured":"Deepak Vungarala Mohammed\u00a0E. Elbtity Sumiya Syed Sakila Alam Kartik Pandit Arnob Ghosh Ramtin Zand and Shaahin Angizi. 2025. TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generator. arxiv:https:\/\/arXiv.org\/abs\/2503.05951\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2503.05951"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10405996"},{"key":"e_1_3_3_1_28_2","unstructured":"Deepak Vungarala Mahmoud Nazzal Mehrdad Morsali Chao Zhang Arnob Ghosh Abdallah Khreishah and Shaahin Angizi. 2024. SA-DS: A Dataset for Large Language Model-Driven AI Accelerator Design Generation. arXiv e-prints (2024) arXiv\u20132404."},{"key":"e_1_3_3_1_29_2","unstructured":"Durga Lakshmi Venkata\u00a0Deepak Vungarala. 2023. Gen-acceleration: Pioneering work for hardware accelerator generation using large language models. Master\u2019s Thesis. New Jersey Institute of Technology. https:\/\/digitalcommons.njit.edu\/theses\/2376."},{"key":"e_1_3_3_1_30_2","unstructured":"Haoyuan Wu et\u00a0al. 2024. Chateda: A large language model powered autonomous agent for eda. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024)."},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","unstructured":"Lixue Xia et\u00a0al. 2018. MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 5 (2018) 1009\u20131022. 10.1109\/TCAD.2017.2729466","DOI":"10.1109\/TCAD.2017.2729466"},{"key":"e_1_3_3_1_32_2","first-page":"1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Zhang Fan","year":"2020","unstructured":"Fan Zhang and Miao Hu. 2020. Cccs: Customized spice-level crossbar-array circuit simulator for in-memory computing. In Proceedings of the 39th International Conference on Computer-Aided Design. 1\u20138."},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"crossref","unstructured":"Yongan Zhang Zhongzhi Yu Yonggan Fu Cheng Wan and Yingyan\u00a0(Celine) Lin. 2024. MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation. 2024 IEEE LLM Aided Design Workshop (LAD) (2024).","DOI":"10.1109\/LAD62341.2024.10691738"},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407647"}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:35:16Z","timestamp":1751034916000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735276"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":33,"alternative-id":["10.1145\/3716368.3735276","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735276","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}