{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T15:10:09Z","timestamp":1751037009142,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2409697"],"award-info":[{"award-number":["2409697"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735282","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"581-586","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Decomposition-Based Memristive Crossbar Solver and FPGA-Accelerated Hardware Implementation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-8974-9753","authenticated-orcid":false,"given":"Suyash Vardhan","family":"Singh","sequence":"first","affiliation":[{"name":"Computer Science and Engineering, University of South Carolina, Columbia, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1196-0020","authenticated-orcid":false,"given":"Anzhelika","family":"Kolinko","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of South Carolina, Columbia, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9919-6626","authenticated-orcid":false,"given":"Md Hasibul","family":"Amin","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of South Carolina, Columbia, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1786-1152","authenticated-orcid":false,"given":"Ramtin","family":"Zand","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of South Carolina, Columbia, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0821-6258","authenticated-orcid":false,"given":"Jason D.","family":"Bakos","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of South Carolina, Columbia, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"Md\u00a0Hasibul Amin Mohammed\u00a0E Elbtity and Ramtin Zand. 2022. Xbar-partitioning: a practical way for parasitics and noise tolerance in analog imc circuits. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 12 4 (2022) 867\u2013877.","DOI":"10.1109\/JETCAS.2022.3222966"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590264"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","unstructured":"Pai-Yu Chen Xiaochen Peng and Shimeng Yu. 2018. NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 12 (2018) 3067\u20133080. 10.1109\/TCAD.2018.2789723","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Ping Chi Shuangchen Li Cong Xu Tao Zhang Jishen Zhao Yongpan Liu Yu Wang and Yuan Xie. 2016. Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. ACM SIGARCH Computer Architecture News 44 3 (2016) 27\u201339.","DOI":"10.1145\/3007787.3001140"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Mohammed Elbtity Abhishek Singh Brendan Reidy Xiaochen Guo and Ramtin Zand. 2021. An In-Memory Analog Computing Co-Processor for Energy-Efficient CNN Inference on Mobile Devices. 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2021 (2021).","DOI":"10.1109\/ISVLSI51109.2021.00043"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590256"},{"key":"e_1_3_3_1_9_2","unstructured":"Ben Feinberg T.\u00a0Patrick Xiao Curtis\u00a0J. Brinker Christopher\u00a0H. Bennett Matthew\u00a0J. Marinella and Sapan Agarwal. [n. d.]. CrossSim: accuracy simulation of analog in-memory computing. ([n. d.]). https:\/\/github.com\/sandialabs\/cross-sim"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","unstructured":"Shubham Jain Abhronil Sengupta Kaushik Roy and Anand Raghunathan. 2021. RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40 2 (2021) 326\u2013338. 10.1109\/TCAD.2020.3000185","DOI":"10.1109\/TCAD.2020.3000185"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","unstructured":"Dovydas Joksas and Adnan Mehonic. 2020. badcrossbar: A Python tool for computing and plotting currents and voltages in passive crossbar arrays. SoftwareX 12 (2020) 100617. 10.1016\/j.softx.2020.100617","DOI":"10.1016\/j.softx.2020.100617"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0549"},{"key":"e_1_3_3_1_15_2","first-page":"1","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Zhang Fan","year":"2020","unstructured":"Fan Zhang and Miao Hu. 2020. CCCS: Customized SPICE-level Crossbar-array Circuit Simulator for In-Memory Computing. In 2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 1\u20138."}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"New Orleans LA USA","acronym":"GLSVLSI '25"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:39:55Z","timestamp":1751035195000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735282"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":14,"alternative-id":["10.1145\/3716368.3735282","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735282","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}