{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:48:24Z","timestamp":1772725704297,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","funder":[{"name":"T\u00dcB\u00ddTAK","award":["122E222"],"award-info":[{"award-number":["122E222"]}]},{"DOI":"10.13039\/100018705","name":"HORIZON EUROPE European Institute of Innovation and Technology","doi-asserted-by":"publisher","award":["101079319"],"award-info":[{"award-number":["101079319"]}],"id":[{"id":"10.13039\/100018705","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,30]]},"DOI":"10.1145\/3716368.3735514","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:58:23Z","timestamp":1751032703000},"page":"14-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["IO-Optimized Design-Time Configurable Negacyclic Seven-Step NTT Architecture for FHE Applications"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-3438-7954","authenticated-orcid":false,"given":"Emre","family":"Kocer","sequence":"first","affiliation":[{"name":"Sabanci University, Istanbul, Turkiye"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3314-3980","authenticated-orcid":false,"given":"Selim","family":"Kirbiyik","sequence":"additional","affiliation":[{"name":"Sabanci University, Istanbul, Turkiye"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7665-5324","authenticated-orcid":false,"given":"Tolun","family":"Tosun","sequence":"additional","affiliation":[{"name":"Sabanci University, Istanbul, Turkiye"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8318-4081","authenticated-orcid":false,"given":"Ersin","family":"Alaybeyoglu","sequence":"additional","affiliation":[{"name":"Sabanci University, Bartin University, Istanbul, Turkiye"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4869-5556","authenticated-orcid":false,"given":"Erkay","family":"Savas","sequence":"additional","affiliation":[{"name":"Sabanci University, Istanbul, Turkiye"}]}],"member":"320","published-online":{"date-parts":[[2025,6,29]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC57769.2023.10321943"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/76263.76288"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","unstructured":"Zvika Brakerski. 2012. Fully Homomorphic Encryption without Modulus Switching from Classical GapSVP. 868\u2013886. 10.1007\/978-3-642-32009-5_50","DOI":"10.1007\/978-3-642-32009-5_50"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558123"},{"key":"e_1_3_3_2_6_2","unstructured":"Jung\u00a0Hee Cheon Andrey Kim Miran Kim and Yongsoo Song. 2016. Homomorphic Encryption for Arithmetic of Approximate Numbers. Cryptology ePrint Archive Report 2016\/421. https:\/\/eprint.iacr.org\/2016\/421."},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","unstructured":"Ilaria Chillotti Nicolas Gama Mariya Georgieva and Malika Izabach\u00e8ne. 2020. TFHE: Fast Fully Homomorphic Encryption Over the Torus. 33 1 (Jan. 2020) 34\u201391. 10.1007\/s00145-019-09319-x","DOI":"10.1007\/s00145-019-09319-x"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"James\u00a0W Cooley and John\u00a0W Tukey. 1965. An algorithm for the machine calculation of complex Fourier series. Mathematics of computation 19 90 (1965) 297\u2013301.","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"e_1_3_3_2_9_2","unstructured":"Junfeng Fan and Frederik Vercauteren. 2012. Somewhat Practical Fully Homomorphic Encryption. Cryptology ePrint Archive Report 2012\/144. https:\/\/eprint.iacr.org\/2012\/144."},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Robin Geelen Michiel Van\u00a0Beirendonck Hilder\u00a0VL Pereira Brian Huffman Tynan McAuley Ben Selfridge Daniel Wagner Georgios Dimou Ingrid Verbauwhede Frederik Vercauteren et\u00a0al. 2023. BASALISC: programmable hardware accelerator for BGV fully homomorphic encryption. IACR TCHES (2023).","DOI":"10.46586\/tches.v2023.i4.32-57"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/1464291.1464352"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546833"},{"key":"e_1_3_3_2_13_2","unstructured":"Florian Hirner Ahmet\u00a0Can Mert and Sujoy\u00a0Sinha Roy. 2023. Proteus: A Pipelined NTT Architecture Generator. (2023). https:\/\/eprint.iacr.org\/2023\/267"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Stefanus Kurniawan Phap Duong-Ngoc and Hanho Lee. 2023. Configurable memory-based NTT architecture for homomorphic encryption. IEEE Transactions on Circuits and Systems II: Express Briefs (2023).","DOI":"10.1109\/TCSII.2023.3289489"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658734"},{"key":"e_1_3_3_2_16_2","unstructured":"Si-Huang Liu Chia-Yi Kuo Yan-Nan Mo and Tao Su. 2023. An Area-Efficient Conflict-Free and Configurable Architecture for Accelerating NTT\/INTT. IEEE Transactions on VLSI Systems (2023)."},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00045"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Ahmet\u00a0Can Mert Erdin\u00e7 \u00d6zt\u00fcrk and Erkay Sava\u015f. 2020. Design and Implementation of Encryption\/Decryption Architectures for BFV Homomorphic Encryption Scheme. IEEE Transactions on VLSI Systems (2020).","DOI":"10.1109\/TVLSI.2019.2943127"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"crossref","unstructured":"Peter\u00a0L Montgomery. 1985. Modular multiplication without trial division. Mathematics of computation 44 170 (1985) 519\u2013521.","DOI":"10.1090\/S0025-5718-1985-0777282-X"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"crossref","unstructured":"Trong-Hung Nguyen Binh Kieu-Do-Nguyen Cong-Kha Pham and Trong-Thuc Hoang. 2024. High-speed NTT Accelerator for CRYSTAL-Kyber and CRYSTAL-Dilithium. IEEE Access (2024).","DOI":"10.1109\/ACCESS.2024.3371581"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"H. Nussbaumer. 1980. Fast polynomial transform algorithms for digital convolution. IEEE Transactions on Acoustics Speech and Signal Processing (1980).","DOI":"10.1109\/TASSP.1980.1163372"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33481-8_8"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-22174-8_19"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593234"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"crossref","unstructured":"Sujoy\u00a0Sinha Roy Kimmo J\u00e4rvinen Jo Vliegen Frederik Vercauteren and Ingrid Verbauwhede. 2018. HEPCloud: An FPGA-based multicore processor for FV somewhat homomorphic function evaluation. IEEE Trans. Comput. (2018).","DOI":"10.1109\/TC.2018.2816640"},{"key":"e_1_3_3_2_26_2","volume-title":"2019 IEEE HPCA","author":"Roy Sujoy\u00a0Sinha","year":"2019","unstructured":"Sujoy\u00a0Sinha Roy, Furkan Turan, Kimmo Jarvinen, Frederik Vercauteren, and Ingrid Verbauwhede. 2019. FPGA-based high-performance parallel architecture for homomorphic computing on encrypted data. In 2019 IEEE HPCA. IEEE."},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_21"},{"key":"e_1_3_3_2_28_2","unstructured":"Yang Su Bailong Yang Jianfei Wang Fahong Zhang and Chen Yang. 2023. Reconfigurable multi-core array architecture and mapping method for RNS-based homomophic encryption. AEU-International Journal of Electronics and Communications (2023)."},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323744"},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3528416.3530225"},{"key":"e_1_3_3_2_31_2","unstructured":"Zewen Ye Ray C.\u00a0C. Cheung and Kejie Huang. 2022. PipeNTT: A Pipelined Number Theoretic Transform Architecture. IEEE Transactions on Circuits and Systems II: Express Briefs (2022)."}],"event":{"name":"GLSVLSI '25: Great Lakes Symposium on VLSI 2025","location":"New Orleans LA USA","acronym":"GLSVLSI '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2025"],"original-title":[],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:40:09Z","timestamp":1751035209000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716368.3735514"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,29]]},"references-count":30,"alternative-id":["10.1145\/3716368.3735514","10.1145\/3716368"],"URL":"https:\/\/doi.org\/10.1145\/3716368.3735514","relation":{},"subject":[],"published":{"date-parts":[[2025,6,29]]},"assertion":[{"value":"2025-06-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}