{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T19:10:06Z","timestamp":1755976206325,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T00:00:00Z","timestamp":1748995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,6,4]]},"DOI":"10.1145\/3716816.3727977","type":"proceedings-article","created":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T18:36:12Z","timestamp":1749062172000},"page":"58-62","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Work-in-Progress: RISC-V-Dilemma-1: A Hardware Trojan Benchmark Based on Seeker's Dilemma Approach"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3741-0201","authenticated-orcid":false,"given":"Peter","family":"Jamieson","sequence":"first","affiliation":[{"name":"Miami University, Oxford, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3587-3509","authenticated-orcid":false,"given":"Suman","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Miami University, Oxford, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8399-1147","authenticated-orcid":false,"given":"Jerry","family":"Chen","sequence":"additional","affiliation":[{"name":"Miami University, Oxford, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6024-3001","authenticated-orcid":false,"given":"Chris","family":"Lallo","sequence":"additional","affiliation":[{"name":"Miami University, Oxford, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9069-7165","authenticated-orcid":false,"given":"Blake","family":"Rile","sequence":"additional","affiliation":[{"name":"Miami University, Oxford, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1802-7829","authenticated-orcid":false,"given":"Ricardo","family":"Ferreira","sequence":"additional","affiliation":[{"name":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-8977-8922","authenticated-orcid":false,"given":"Guilherme A. S.","family":"Wilke","sequence":"additional","affiliation":[{"name":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0703-5620","authenticated-orcid":false,"given":"Jose A. M.","family":"Nacif","sequence":"additional","affiliation":[{"name":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2647-2797","authenticated-orcid":false,"given":"Ahmad","family":"Patooghy","sequence":"additional","affiliation":[{"name":"North Carolina A&T State University, Greensboro, NC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8027-1449","authenticated-orcid":false,"given":"Abdel-Hameed A.","family":"Badawy","sequence":"additional","affiliation":[{"name":"New Mexico State University, Las Cruces, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3338698.3338891"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_3_1","volume-title":"The ISCAS 85 benchmark circuits and netlist format","author":"Bryan David","year":"1985","unstructured":"David Bryan. 1985. The ISCAS 85 benchmark circuits and netlist format. North Carolina State University (1985)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2602945.2602946"},{"key":"e_1_3_2_1_6_1","volume-title":"OpenABC-D: A large-scale dataset for machine learning guided integrated circuit synthesis. arXiv preprint arXiv:2110.11292","author":"Chowdhury Animesh Basak","year":"2021","unstructured":"Animesh Basak Chowdhury, Benjamin Tan, Ramesh Karri, and Siddharth Garg. 2021. OpenABC-D: A large-scale dataset for machine learning guided integrated circuit synthesis. arXiv preprint arXiv:2110.11292 (2021)."},{"key":"e_1_3_2_1_7_1","volume-title":"Trojan Assets and Attack Vectors in Processors. In 2024 25th International Symposium on Quality Electronic Design (ISQED). IEEE, 1--10","author":"Chuah Czea Sie","year":"2024","unstructured":"Czea Sie Chuah, Alexander Hepp, Christian Appold, and Tim Leinmueller. 2024. Trojan Assets and Attack Vectors in Processors. In 2024 25th International Symposium on Quality Electronic Design (ISQED). IEEE, 1--10."},{"key":"e_1_3_2_1_8_1","volume-title":"TrojanWhisper: Evaluating Pre-trained LLMs to Detect and Localize Hardware Trojans. arXiv preprint arXiv:2412.07636","author":"Faruque Md Omar","year":"2024","unstructured":"Md Omar Faruque, Peter Jamieson, Ahmad Patooghy, and Abdel-Hameed A Badawy. 2024. TrojanWhisper: Evaluating Pre-trained LLMs to Detect and Localize Hardware Trojans. arXiv preprint arXiv:2412.07636 (2024)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560690"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530518"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050827"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.2984224"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258333"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1698759.1698764"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea12030045"},{"volume-title":"Benchmarking Heterogeneous HPC Systems Including Reconfigurable Fabrics: Community Aspirations for Ideal Comparisons. In 2018 IEEE High Performance extreme Computing Conference (HPEC)","author":"Jamieson Peter","key":"e_1_3_2_1_16_1","unstructured":"Peter Jamieson, Ahmed Sanaullah, and Martin Herbordt. 2018. Benchmarking Heterogeneous HPC Systems Including Reconfigurable Fabrics: Community Aspirations for Ideal Comparisons. In 2018 IEEE High Performance extreme Computing Conference (HPEC). IEEE, 1--6."},{"key":"e_1_3_2_1_17_1","first-page":"869","article-title":"Synthetic circuit generation using clustering and iteration. Computer-Aided Design of Integrated Circuits and Systems","volume":"23","author":"Kundarewich P.D.","year":"2004","unstructured":"P.D. Kundarewich and J. Rose. 2004. Synthetic circuit generation using clustering and iteration. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Vol. 23, 6 (2004), 869 -- 887. http:\/\/ieeexplore.ieee.org\/xpls\/abs_all.jsp?arnumber=1302188&tag=1","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181403"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.01.004"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3019984"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2331147.2331152"},{"key":"e_1_3_2_1_22_1","volume-title":"International Workshop on Logic and Synthesis (IWLS). 11--16","author":"Mishchenko Alan","year":"2018","unstructured":"Alan Mishchenko and R Brayton. 2018. Integrating an AIG package, simulator, and SAT solver. In International Workshop on Logic and Synthesis (IWLS). 11--16."},{"key":"e_1_3_2_1_23_1","unstructured":"Alan Mishchenko Satrajit Chatterjee Roland Jiang and Robert K Brayton. 2005. FRAIGs: A unifying representation for logic synthesis and verification. Technical Report. ERL Technical Report."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431595"},{"volume-title":"Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays. 77--86","author":"Rose J.","key":"e_1_3_2_1_26_1","unstructured":"J. Rose, J. Luu, C.W. Yu, O. Densmore, J. Goeders, A. Somerville, K.B. Kent, P. Jamieson, and J. Anderson. 2012. The VTR project: architecture and CAD for FPGAs from verilog to routing. In Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays. 77--86. http:\/\/dl.acm.org\/citation.cfm?id=2145708"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657085"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10406091"},{"key":"e_1_3_2_1_29_1","volume-title":"The Seeker's Dilemma: Realistic Formulation and Benchmarking for Hardware Trojan Detection. arXiv preprint arXiv:2402.17918","author":"Sarihi Amin","year":"2024","unstructured":"Amin Sarihi, Ahmad Patooghy, Abdel-Hameed A Badawy, and Peter Jamieson. 2024a. The Seeker's Dilemma: Realistic Formulation and Benchmarking for Hardware Trojan Detection. arXiv preprint arXiv:2402.17918 (2024)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2024.3443155"},{"key":"e_1_3_2_1_31_1","volume-title":"Trojan playground: a reinforcement learning framework for hardware Trojan insertion and detection. The Journal of Supercomputing","author":"Sarihi Amin","year":"2024","unstructured":"Amin Sarihi, Ahmad Patooghy, Peter Jamieson, and Abdel-Hameed A Badawy. 2024c. Trojan playground: a reinforcement learning framework for hardware Trojan insertion and detection. The Journal of Supercomputing (2024), 1--35."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0001-6"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2020.0041"},{"key":"e_1_3_2_1_34_1","volume-title":"Version 3.0.","author":"Yang S.","year":"1991","unstructured":"S. Yang. 1991. Logic Synthesis and Optimization Benchmarks, Version 3.0. (1991). Tech. Report. Microelectronics Centre of North Carolina. P.O. Box 12889, Research Triangle Park, NC 27709 USA."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702281"}],"event":{"name":"CODASPY '25: Fifteenth ACM Conference on Data and Application Security and Privacy","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Pittsburgh PA USA","acronym":"CODASPY '25"},"container-title":["Proceedings of the 2025 ACM Workshop on Secure and Trustworthy Cyber-physical Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716816.3727977","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3716816.3727977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T18:33:22Z","timestamp":1755974002000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3716816.3727977"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,4]]},"references-count":35,"alternative-id":["10.1145\/3716816.3727977","10.1145\/3716816"],"URL":"https:\/\/doi.org\/10.1145\/3716816.3727977","relation":{},"subject":[],"published":{"date-parts":[[2025,6,4]]},"assertion":[{"value":"2025-06-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}