{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T11:10:03Z","timestamp":1751109003525,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,12,13]]},"DOI":"10.1145\/3718391.3718421","type":"proceedings-article","created":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T10:34:10Z","timestamp":1751106850000},"page":"165-171","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive Equalization for 32 Gbps SerDes Receivers Using a Floating Decision Feedback Equalizer Algorithm"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-5490-2928","authenticated-orcid":false,"given":"Guo","family":"Hao","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, ChangSha, HuNan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1772-4883","authenticated-orcid":false,"given":"Wen","family":"Yi","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, ChangSha, HuNan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9733-1831","authenticated-orcid":false,"given":"Liang","family":"Bin","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, ChangSha, HuNan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4525-1287","authenticated-orcid":false,"given":"Chen Jian","family":"Jun","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, ChangSha, HuNan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2620-5842","authenticated-orcid":false,"given":"Shen","family":"Fan","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, ChangSha, HuNan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-8918-1120","authenticated-orcid":false,"given":"Fan","family":"Pan","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, ChangSha, HuNan, China"}]}],"member":"320","published-online":{"date-parts":[[2025,6,28]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"H. Ju X. Li J. Hsu S. Li T. Su M. Liu and K. Xiao. 2022. Printed Circuit Board (PCB) Routing optimization with an Innovative Edge Connector for PCI-Express 5.0 and Beyond. (2022).","DOI":"10.1109\/IMPACT56280.2022.9966709"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","unstructured":"Shujaat Khan Abdul Wahab Imran Naseem and Muhammad Moinuddin. 2020. Comments on \u201cDesign of fractional-order variants of complex LMS and NLMS algorithms for adaptive channel equalization\u201d. Nonlinear Dynamics2 (2020) 1053\u20131060. 10.1007\/s11071-020-05850-w","DOI":"10.1007\/s11071-020-05850-w"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","unstructured":"Donggeon Kim Yujin Choi Jaewon Lee Seoyoung Jang Sungyu Song Matthias Braendli Thomas Morf Marcel Kossel Pier-Andrea Francese and Gain Kim. 2024. A Loop-Break Decision Feedback Equalizer for DAC\/ADC-DSP-Based Wireline Transceivers. IEEE Transactions on Circuits and Systems I: Regular Papers (2024) 1\u201314. 10.1109\/TCSI.2024.3435696","DOI":"10.1109\/TCSI.2024.3435696"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","unstructured":"Jaewon Lee Seoyoung Jang Donggeon Kim Yujin Choi Jong-Hyeok Yoon Matthias Braendli Thomas Morf Marcel Kossel Pier-Andrea Francese and Gain Kim. 2024. A Discrete Multitone Wireline Transceiver Datapath With On-Chip Sign-Sign LMS Adaptation And Loading Profile Optimization On RFSoC. IEEE Transactions on Circuits and Systems II: Express Briefs (2024) 1. 10.1109\/TCSII.2024.3450695","DOI":"10.1109\/TCSII.2024.3450695"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","unstructured":"Sanghee Lee Byungjun Kang Woogeun Rhee and Deog-Kyoon Jeong. 2023. A 0.061-pJ\/b\/dB 28-Gb\/s Gradient-Based Maximum Eye Tracking CDR with 2-Tap DFE Adaptation in 28-nm CMOS. IEEE Transactions on Circuits and Systems II: Express Briefs 70 11 (2023) 1. 10.1109\/TCSII.2023.3277838","DOI":"10.1109\/TCSII.2023.3277838"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","unstructured":"Hao Li Chun-Ming Hsu Jahnavi Sharma James Jaussi and Ganesh Balamurugan. 2022. A 100-Gb\/s PAM-4 Optical Receiver With 2-Tap FFE and 2-Tap Direct-Feedback DFE in 28-nm CMOS. IEEE Journal of Solid-State Circuits1 (2022) 57. 10.1109\/JSSC.2021.3110088","DOI":"10.1109\/JSSC.2021.3110088"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","unstructured":"Xuena Liu Zhensong Li Hao Wen Min Miao Yuduo Wang and Zhuwei Wang. 2023. A PAM4 transceiver design scheme with threshold adaptive and tap adaptive. EURASIP Journal on Advances in Signal Processing 2023 1 (2023) 1\u201317. 10.1186\/s13634-023-01033-y","DOI":"10.1186\/s13634-023-01033-y"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","unstructured":"Zhang Luo Mingche Lai Zhengbin Pang Renfa Li and Shi Xu. 2018. Integrated High-Speed Optical SerDes over 100GBd Based on Optical Time Division Multiplexing. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS 14 2 (2018) 27. 10.1145\/3154838","DOI":"10.1145\/3154838"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Khalid Mahmood Syed\u00a0Muhammad Asad Muhammad Moinuddin and Waqas Imtiaz. 2016. MAI and Noise Constrained LMS Algorithm for MIMO CDMA Linear Equalizer. International Journal of Advanced Computer Science and Applications1 (2016) 702\u2013711. 10.14569\/IJACSA.2016.070195","DOI":"10.14569\/IJACSA.2016.070195"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","unstructured":"Davide Menin Andrea Bandiziol Werner Grollitsch Roberto Nonis and Pierpaolo Palestri. 2020. Design and Simulation of a 12 Gb\/s Transceiver With 8-Tap FFE Offset-Compensated Samplers and Fully Adaptive 1-Tap Speculative\/3-Tap DFE and Sampling Phase for MIPI A-PHY Applications. IEEE Transactions on Circuits and Systems II. Express briefs 67 8 (2020) 1369\u20131373. 10.1109\/TCSII.2019.2926152","DOI":"10.1109\/TCSII.2019.2926152"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","unstructured":"H.-J Park S.-J Bae J.-Y Sim Y.-S Sohn H.-J Chi J.-S Lee and S.-H Jeon. 2011. A single-loop SS-LMS algorithm with single-ended integrating DFE receiver for multi-drop DRAM interface(Article). IEEE Journal of Solid-State Circuits 46 9 (2011) 2053\u20132063. 10.1109\/JSSC.2011.2136590","DOI":"10.1109\/JSSC.2011.2136590"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","unstructured":"S.M. Shah R. Samar N.M. Khan and M.A.Z. Raja. 2017. Design of fractional-order variants of complex LMS and NLMS algorithms for adaptive channel equalization. Nonlinear Dynamics2 (2017) 839\u2013858. 10.1007\/s11071-016-3279-y","DOI":"10.1007\/s11071-016-3279-y"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","unstructured":"Minkyo Shim Kwang-Hoon Lee Seungha Roh Kwanseo Park and Deog-Kyoon Jeong. 2023. A 1.1-pJ\/b 8-to-16-Gb\/s Receiver With Stochastic CTLE Adaptation. IEEE Transactions on Circuits and Systems II: Express Briefs2 (2023) 381\u2013385. 10.1109\/TCSII.2022.3212082","DOI":"10.1109\/TCSII.2022.3212082"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","unstructured":"Shiming Song and Yu Sui. 2019. System Level Optimization for High-Speed SerDes: Background and the Road Towards Machine Learning Assisted Design Frameworks. Electronics11 (2019) 1233. 10.3390\/ELECTRONICS8111233","DOI":"10.3390\/ELECTRONICS8111233"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","unstructured":"Xinzhuo Sun Jianping Ding Changlong Lin Yiqiang Zhao and Yao Li. 2024. A 16 Gb\/s serial link transceiver with active inductor based CTLE and 3-tap DFE in 12-nm FinFET CMOS. Microelectronics Journal148 (2024) 106216. 10.1016\/j.mejo.2024.106216","DOI":"10.1016\/j.mejo.2024.106216"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","unstructured":"DICKSON T.2009. A 12-Gb\/s 11-mW half-rate sampled 5-tap decision feedback equalizer with current-integrating summers in 45-nm SOI CMOS technology(Conference Paper). IEEE Journal of Solid-State Circuits4 (2009) 1298\u20131305. 10.1109\/JSSC.2009.2014733","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","unstructured":"Yinhang Zhang and Xi Yang. 2020. A 36 Gb\/s wireline receiver with adaptive CTLE and 1-tap speculative DFE in 0.13 \u00b5m BiCMOS technology. IEICE Electronics Express5 (2020) 20200009. 10.1587\/elex.17.20200009","DOI":"10.1587\/elex.17.20200009"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","unstructured":"Jiaqiong Zhou Yuanyuan Wang Yi Zhang Xiaoyu Sun and Jun Zhang. 2024. A novel variable tap-length adaptive decision feedback equalization in underwater wireless communication. Physical Communication 66 (2024) 102424. 10.1016\/j.phycom.2024.102424","DOI":"10.1016\/j.phycom.2024.102424"}],"event":{"name":"ICIT 2024: 2024 the 12th International Conference on Information Technology (ICIT)","location":"Kuala Lumpur Malaysia","acronym":"ICIT 2024"},"container-title":["Proceedings of the 2024 the 12th International Conference on Information Technology (ICIT)"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3718391.3718421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T10:35:32Z","timestamp":1751106932000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3718391.3718421"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,13]]},"references-count":18,"alternative-id":["10.1145\/3718391.3718421","10.1145\/3718391"],"URL":"https:\/\/doi.org\/10.1145\/3718391.3718421","relation":{},"subject":[],"published":{"date-parts":[[2024,12,13]]},"assertion":[{"value":"2025-06-28","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}