{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,31]],"date-time":"2026-07-31T15:41:34Z","timestamp":1785512494490,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":59,"publisher":"ACM","funder":[{"name":"Swiss State Secretariat for Education, Research and Innovation","award":["MB22.00057"],"award-info":[{"award-number":["MB22.00057"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,11,19]]},"DOI":"10.1145\/3719027.3765066","type":"proceedings-article","created":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T23:37:25Z","timestamp":1763854645000},"page":"2579-2593","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["MileSan: Detecting Exploitable Microarchitectural Leakage via Differential Hardware-Software Taint Tracking"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-9735-8020","authenticated-orcid":false,"given":"Tobias","family":"Kovats","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0872-5562","authenticated-orcid":false,"given":"Flavien","family":"Solt","sequence":"additional","affiliation":[{"name":"UC Berkeley, Berkeley, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8398-2705","authenticated-orcid":false,"given":"Katharina","family":"Ceesay-Seitz","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8588-7100","authenticated-orcid":false,"given":"Kaveh","family":"Razavi","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,11,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2018. CVE-2018-3639. Available from MITRE CVE-ID CVE-2018-3639."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927266"},{"key":"e_1_3_2_1_3_1","unstructured":"Arm. 2022. Speculative Processor Vulnerability."},{"key":"e_1_3_2_1_4_1","volume-title":"Tech. Rep. UCB\/EECS-2016-17","author":"Asanovic K.","year":"2016","unstructured":"K. Asanovic, R. Avizienis, J. Bachrach, S. Beamer, D. Biancolin, C. Celio, H. Cook, D. Dabbelt, J. Hauser, A. Izraelevitz, et al., 2016. The rocket chip generator. Tech. Rep. UCB\/EECS-2016-17 (2016)."},{"key":"e_1_3_2_1_5_1","unstructured":"Krste Asanovic David A Patterson and Christopher Celio. 2015. The berkeley out-of-order machine (BOOM): An industry-competitive synthesizable parameterized risc-v processor. Technical Report. University of California at Berkeley Berkeley United States."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"A. Bhattacharyya A. Sandulescu M. Neugschwandtner A. Sorniotti B. Falsafi M. Payer and A. Kurmus. 2019. SMoTherSpectre: exploiting speculative execution through port contention. In ACM SIGSAC.","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_2_1_7_1","volume-title":"Whisperfuzz: White-box fuzzing for detecting and locating timing vulnerabilities in processors. arXiv preprint arXiv:2402.03704","author":"Borkar Pallavi","year":"2024","unstructured":"Pallavi Borkar, Chen Chen, Mohamadreza Rostami, Nikhilesh Singh, Rahul Kande, Ahmad-Reza Sadeghi, Chester Rebeiro, and Jeyavijayan Rajendran. 2024. Whisperfuzz: White-box fuzzing for detecting and locating timing vulnerabilities in processors. arXiv preprint arXiv:2402.03704 (2024)."},{"key":"e_1_3_2_1_8_1","volume-title":"Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution. In USENIX SEC.","author":"Bulck J.V.","year":"2018","unstructured":"J.V. Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx. 2018. Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution. In USENIX SEC."},{"key":"e_1_3_2_1_9_1","volume-title":"Fallout: Leaking data on meltdown-resistant cpus. In ACM SIGSAC.","author":"Canella C.","year":"2019","unstructured":"C. Canella, D. Genkin, L. Giner, D. Gruss, M. Lipp, M. Minkin, D. Moghimi, F. Piessens, M. Schwarz, B. Sunar, et al., 2019. Fallout: Leaking data on meltdown-resistant cpus. In ACM SIGSAC."},{"key":"e_1_3_2_1_10_1","volume-title":"Pathfinder: Constructing Cycle-accurate Taint Graphs for Analyzing Information Flow Traces. In ICCAD","author":"Ceesay-Seitz Katharina","year":"2025","unstructured":"Katharina Ceesay-Seitz, Flavien Solt, Alexander Klukas, and Kaveh Razavi. 2025. Pathfinder: Constructing Cycle-accurate Taint Graphs for Analyzing Information Flow Traces. In ICCAD 2025."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Katharina Ceesay-Seitz Flavien Solt and Kaveh Razavi. 2024. \u03bcCFI: Formal Verification of Microarchitectural Control-flow Integrity. In ACM CCS.","DOI":"10.1145\/3658644.3690344"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. USENIX Secur. Symp. 1-21","author":"Chen Boru","year":"2024","unstructured":"Boru Chen, Yingchen Wang, Pradyumna Shome, Christopher W Fletcher, David Kohlbrenner, Riccardo Paccagnella, and Daniel Genkin. 2024. GoFetch: Breaking constant-time cryptographic implementations using data memory-dependent prefetchers. In Proc. USENIX Secur. Symp. 1-21."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Chen Chen Xiaoyan Xiang Chang Liu Yunhai Shang Ren Guo Dongqi Liu Yimin Lu Ziyi Hao Jiahui Luo Zhijian Chen et al. 2020. Xuantie-910: A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance RISC-V processor with vector extension: Industrial product. In ISCA.","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"e_1_3_2_1_14_1","volume-title":"Phantom Trails: Practical Pre-Silicon Discovery of Transient Data Leaks. In USENIX Security.","author":"de Faveri Tron Alvise","year":"2025","unstructured":"Alvise de Faveri Tron, Raphael Isemann, Hany Ragab, Cristiano Giuffrida, Klaus von Gleissenthall, and Herbert Bos. 2025. Phantom Trails: Practical Pre-Silicon Discovery of Transient Data Leaks. In USENIX Security."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"S. Dinesh M. Parthasarathy and C. Fletcher. 2024. ConjunCT: Learning Inductive Invariants to Prove Unbounded Instruction Safety against Microarchitectural Timing Attacks. In IEEE SP.","DOI":"10.1109\/SP54263.2024.00180"},{"key":"e_1_3_2_1_16_1","volume-title":"14th USENIX workshop on offensive technologies (WOOT 20)","author":"Fioraldi Andrea","year":"2020","unstructured":"Andrea Fioraldi, Dominik Maier, Heiko Ei\u00dffeldt, and Marc Heuse. 2020. {AFL++}: Combining incremental steps of fuzzing research. In 14th USENIX workshop on offensive technologies (WOOT 20)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00073"},{"key":"e_1_3_2_1_18_1","first-page":"955","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Gras Ben","year":"2018","unstructured":"Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation leak-aside buffer: Defeating cache side-channel protections with {TLB} attacks. In 27th USENIX Security Symposium (USENIX Security 18). 955-972."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323726"},{"key":"e_1_3_2_1_20_1","volume-title":"RTL2Mu PATH: Multi-Mu PATH Synthesis with Applications to Hardware Security Verification. arXiv preprint arXiv:2409.19478","author":"Hsiao Yao","year":"2024","unstructured":"Yao Hsiao, Nikos Nikoleris, Artem Khyzha, Dominic P Mulligan, Gustavo Petri, Christopher W Fletcher, and Caroline Trippel. 2024. RTL2Mu PATH: Multi-Mu PATH Synthesis with Applications to Hardware Security Verification. arXiv preprint arXiv:2409.19478 (2024)."},{"key":"e_1_3_2_1_21_1","volume-title":"Hardware information flow tracking. ACM Computing Surveys (CSUR)","author":"Hu Wei","year":"2021","unstructured":"Wei Hu, Armaiti Ardeshiricham, and Ryan Kastner. 2021. Hardware information flow tracking. ACM Computing Surveys (CSUR) (2021)."},{"key":"e_1_3_2_1_22_1","volume-title":"Expanding gate level information flow tracking for multilevel security","author":"Hu Wei","year":"2013","unstructured":"Wei Hu, Jason Oberg, Janet Barrientos, Dejun Mu, and Ryan Kastner. 2013. Expanding gate level information flow tracking for multilevel security. IEEE Embedded Systems Letters (2013)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560578"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323843"},{"key":"e_1_3_2_1_25_1","unstructured":"jooohndoe. 2023. Github issue '[BUG] Multiple compressed instructions and the MV instruction create time side-channels in CVA6'. https:\/\/github.com\/openhwgroup\/cva6\/issues\/1547 Retrieved November 13 2024 from"},{"key":"e_1_3_2_1_26_1","unstructured":"Min Gyung Kang Stephen McCamant Pongsin Poosankam and Dawn Song. 2011. Dta: dynamic taint analysis with targeted control-flow propagation.. In NDSS."},{"key":"e_1_3_2_1_27_1","volume-title":"Keromytis","author":"Kemerlis Vasileios P.","year":"2012","unstructured":"Vasileios P. Kemerlis, Georgios Portokalidis, Kangkook Jee, and Angelos D. Keromytis. 2012. libdft: practical dynamic data flow tracking for commodity systems. In VEE."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"P. Kocher J. Horn A. Fogh D. Genkin D. Gruss W. Haas M. Hamburg M. Lipp S. Mangard T. Prescher et al. 2019. Spectre attacks: Exploiting speculative execution. In IEEE SP.","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_29_1","unstructured":"Kronos. 2024. Kronos RISC-v (All Cascade Fixes Integrated). https:\/\/github.com\/cascade-artifacts-designs\/cascade-kronos Retrieved November 13 2024 from"},{"key":"e_1_3_2_1_30_1","volume-title":"arXiv preprint arXiv:1801.01207","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown. arXiv preprint arXiv:1801.01207 (2018)."},{"key":"e_1_3_2_1_31_1","volume-title":"https:\/\/clang.llvm.org\/docs\/DataFlowSanitizer.html Retrieved","author":"DataFlowSanitizer LLVM.","year":"2025","unstructured":"LLVM. 2025. DataFlowSanitizer. https:\/\/clang.llvm.org\/docs\/DataFlowSanitizer.html Retrieved April 10, 2025 from https:\/\/clang.llvm. org\/docs\/DataFlowSanitizer.html"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"G Maisuradze and Christian Rossow. 2018. ret2spec: Speculative execution using return stack buffers. In ACM SIGSAC.","DOI":"10.1145\/3243734.3243761"},{"key":"e_1_3_2_1_33_1","volume-title":"Leveraging gate-level properties to identify hardware timing channels. TCAD","author":"Oberg Jason","year":"2014","unstructured":"Jason Oberg, Sarah Meiklejohn, Timothy Sherwood, and Ryan Kastner. 2014. Leveraging gate-level properties to identify hardware timing channels. TCAD (2014)."},{"key":"e_1_3_2_1_34_1","volume-title":"Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks. In USENIX SEC.","author":"Ragab H.","year":"2021","unstructured":"H. Ragab, E. Barberis, H. Bos, and C. Giuffrida. 2021a. Rage Against the Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks. In USENIX SEC."},{"key":"e_1_3_2_1_35_1","unstructured":"Hany Ragab Andrea Mambretti Anil Kurmus and Cristiano Giuffrida. 2024. GhostRace: Exploiting and Mitigating Speculative Race Conditions. In USENIX Security."},{"key":"e_1_3_2_1_36_1","volume-title":"Crosstalk: Speculative data leaks across cores are real","author":"Ragab H.","year":"2021","unstructured":"H. Ragab, A. Milburn, K. Razavi, H. Bos, and C. Giuffrida. 2021b. Crosstalk: Speculative data leaks across cores are real. In IEEE SP. Institute of Electrical and Electronics Engineers Inc."},{"key":"e_1_3_2_1_37_1","unstructured":"Mohammad Rahmani Fadiheh. 2022. Unique Program Execution Checking: A Novel Approach for Formal Security Analysis of Hardware. Ph.D. Dissertation. Technische Universit\u00e4t Kaiserslautern."},{"key":"e_1_3_2_1_38_1","volume-title":"Lost and Found in Speculation: Hybrid Speculative Vulnerability Detection. DAC 2024","author":"Rostami M.","year":"2024","unstructured":"M. Rostami, S. Zeitouni, R. Kande, C. Chen, P. Mahmoody, J. Rajendran, and A. Sadeghi. 2024. Lost and Found in Speculation: Hybrid Speculative Vulnerability Detection. DAC 2024 (2024)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"M. Schwarz M. Lipp D. Moghimi J. Van Bulck J. Stecklina T. Prescher and D. Gruss. 2019a. ZombieLoad: Cross privilege boundary data sampling. In ACM SIGSAC.","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_3_2_1_40_1","volume-title":"Netspectre: Read arbitrary memory over network. In ESORICS.","author":"Schwarz M.","year":"2019","unstructured":"M. Schwarz, M. Schwarzl, M. Lipp, J. Masters, and D. Gruss. 2019b. Netspectre: Read arbitrary memory over network. In ESORICS."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519073"},{"key":"e_1_3_2_1_42_1","first-page":"1","article-title":"Cascade: CPU fuzzing via intricate program generation","volume":"2024","author":"Solt Flavien","year":"2024","unstructured":"Flavien Solt, Katharina Ceesay-Seitz, and Kaveh Razavi. 2024. Cascade: CPU fuzzing via intricate program generation. In USENIX Security 2024. 1-18.","journal-title":"USENIX Security"},{"key":"e_1_3_2_1_43_1","unstructured":"Flavien Solt Ben Gras and Kaveh Razavi. 2022a. CellIFT: Leveraging Cells for Scalable and Precise Dynamic Information Flow Tracking in RTL. In USENIX Security."},{"key":"e_1_3_2_1_44_1","volume-title":"RemembERR: Leveraging Microprocessor Errata for Design Testing and Validation. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1126-1143","author":"Solt Flavien","year":"2022","unstructured":"Flavien Solt, Patrick Jattke, and Kaveh Razavi. 2022b. RemembERR: Leveraging Microprocessor Errata for Design Testing and Validation. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1126-1143."},{"key":"e_1_3_2_1_45_1","volume-title":"HybriDIFT: Scalable Memory-Aware Dynamic Information Flow Tracking for Hardware. ICCAD","author":"Solt Flavien","year":"2024","unstructured":"Flavien Solt and Kaveh Razavi. 2024. HybriDIFT: Scalable Memory-Aware Dynamic Information Flow Tracking for Hardware. ICCAD (2024)."},{"key":"e_1_3_2_1_46_1","unstructured":"Flavien Solt and Kaveh Razavi. 2025. Lost in Translation: Enabling Confused Deputy Attacks on EDA Software with TransFuzz. (2025)."},{"key":"e_1_3_2_1_47_1","volume-title":"Lazyfp: Leaking fpu register state using microarchitectural side-channels. arXiv preprint arXiv:1806.07480","author":"Stecklina J.","year":"2018","unstructured":"J. Stecklina and T. Prescher. 2018. Lazyfp: Leaking fpu register state using microarchitectural side-channels. arXiv preprint arXiv:1806.07480 (2018)."},{"key":"e_1_3_2_1_48_1","volume-title":"RTL Verification for Secure Speculation Using Contract Shadow Logic. ASPLOS","author":"Tan Qinhan","year":"2025","unstructured":"Qinhan Tan, Yuheng Yang, Thomas Bourgeat, Sharad Malik, and Mengjia Yan. 2025. RTL Verification for Secure Speculation Using Contract Shadow Logic. ASPLOS (2025)."},{"key":"e_1_3_2_1_49_1","volume-title":"Bita Mazloom, Shashidhar Mysore, Frederic T Chong, and Timothy Sherwood.","author":"Tiwari Mohit","year":"2009","unstructured":"Mohit Tiwari, Hassan MG Wassel, Bita Mazloom, Shashidhar Mysore, Frederic T Chong, and Timothy Sherwood. 2009. Complete information flow tracking from the gates up. In ASPLOS."},{"key":"e_1_3_2_1_50_1","volume-title":"Inception: Exposing new attack surfaces with training in transient execution. In USENIX Sec.","author":"Trujillo Daniel","year":"2023","unstructured":"Daniel Trujillo, Johannes Wikner, and Kaveh Razavi. 2023. Inception: Exposing new attack surfaces with training in transient execution. In USENIX Sec."},{"key":"e_1_3_2_1_51_1","volume-title":"LVI: Hijacking transient execution through microarchitectural load value injection","author":"Bulck Jo Van","year":"2020","unstructured":"Jo Van Bulck, D. Moghimi, M. Schwarz, M. Lipp, M. Minkin, D. Genkin, Y. Yarom, B. Sunar, D. Gruss, and F. Piessens. 2020. LVI: Hijacking transient execution through microarchitectural load value injection. In IEEE SP."},{"key":"e_1_3_2_1_52_1","volume-title":"RIDL: Rogue in-flight data load","author":"Schaik S. Van","year":"2019","unstructured":"S. Van Schaik, A. Milburn, S. Osterlund, P. Frigo, G. Maisuradze, K. Razavi, H. Bos, and C. Giuffrida. 2019. RIDL: Rogue in-flight data load. In IEEE SP."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"S. Van Schaik M. Minkin A. Kwong D. Genkin and Y. Yarom. 2021. CacheOut: Leaking data on Intel CPUs via cache evictions. In IEEE SP.","DOI":"10.1109\/SP40001.2021.00064"},{"key":"e_1_3_2_1_54_1","volume-title":"Jan Reineke, and Marco Guarnieri.","author":"Wang Zilong","year":"2023","unstructured":"Zilong Wang, Gideon Mohr, vom Gleissenthall, Jan Reineke, and Marco Guarnieri. 2023. Specification and Verification of Side-Channel Security for Open-Source Processors via Leakage Contracts. In ACM CCS, Weizhi Meng, Christian Damsgaard Jensen, Cas Cremers, and Engin Kirda (Eds.)."},{"key":"e_1_3_2_1_55_1","volume-title":"The RISC-V Instruction Set Manual. https:\/\/github.com\/riscv\/riscv-isa-manual Retrieved","author":"Waterman Andrew","year":"2023","unstructured":"Andrew Waterman and Krste Asanovic. 2023. The RISC-V Instruction Set Manual. https:\/\/github.com\/riscv\/riscv-isa-manual Retrieved June 4, 2023 from https:\/\/github.com\/riscv\/riscv-isa-manual"},{"key":"e_1_3_2_1_56_1","unstructured":"Johannes Wikner and Kaveh Razavi. 2022. {RETBLEED}: Arbitrary speculative code execution with return instructions. In USENIX Sec."},{"key":"e_1_3_2_1_57_1","volume-title":"Breaking the Barrier: Post-Barrier Spectre Attacks. In 2025 IEEE Symposium on Security and Privacy (SP).","author":"Wikner Johannes","year":"2025","unstructured":"Johannes Wikner and Kaveh Razavi. 2025. Breaking the Barrier: Post-Barrier Spectre Attacks. In 2025 IEEE Symposium on Security and Privacy (SP)."},{"key":"e_1_3_2_1_58_1","volume-title":"Phantom: Exploiting decoder-detectable mispredictions","author":"Wikner Johannes","year":"2023","unstructured":"Johannes Wikner, Daniel Trujillo, and Kaveh Razavi. 2023. Phantom: Exploiting decoder-detectable mispredictions. In IEEE\/ACM MICRO."},{"key":"e_1_3_2_1_59_1","volume-title":"The cost of application-class processing: Energy and performance analysis of a Linux-ready 1.7-GHz 64-bit RISC-V core in 22-nm FDSOI technology","author":"Zaruba Florian","year":"2019","unstructured":"Florian Zaruba and Luca Benini. 2019. The cost of application-class processing: Energy and performance analysis of a Linux-ready 1.7-GHz 64-bit RISC-V core in 22-nm FDSOI technology. IEEE VLSI (2019)."}],"event":{"name":"CCS '25: ACM SIGSAC Conference on Computer and Communications Security","location":"Taipei Taiwan","acronym":"CCS '25","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 2025 ACM SIGSAC Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3719027.3765066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,22]],"date-time":"2025-12-22T22:24:04Z","timestamp":1766442244000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3719027.3765066"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,19]]},"references-count":59,"alternative-id":["10.1145\/3719027.3765066","10.1145\/3719027"],"URL":"https:\/\/doi.org\/10.1145\/3719027.3765066","relation":{},"subject":[],"published":{"date-parts":[[2025,11,19]]},"assertion":[{"value":"2025-11-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}