{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T00:40:09Z","timestamp":1776127209258,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","funder":[{"name":"ETH Future Computing Lab (EFCL)"},{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["101002047"],"award-info":[{"award-number":["101002047"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"name":"European Union's HE research and innovation programme","award":["101070141"],"award-info":[{"award-number":["101070141"]}]},{"name":"European PILOT project"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3719276.3725170","type":"proceedings-article","created":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T05:00:46Z","timestamp":1751605246000},"page":"168-171","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["RapidChiplet: A Toolchain for Rapid Design Space Exploration of Inter-Chiplet Interconnects"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5979-4915","authenticated-orcid":false,"given":"Patrick","family":"Iff","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5730-0501","authenticated-orcid":false,"given":"Benigna","family":"Bruggmann","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9914-1891","authenticated-orcid":false,"given":"Blaise","family":"Morel","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6550-7916","authenticated-orcid":false,"given":"Maciej","family":"Besta","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland and University of Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1333-9797","authenticated-orcid":false,"given":"Torsten","family":"Hoefler","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,7,4]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"[n. d.]. Universal Chiplet Interconnect Express (UCIe) Specification. https:\/\/www.uciexpress.org\/specification."},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Behzad Dehlaghi and Anthony\u00a0Chan Carusone. 2016. A 0.3 pJ\/bit 20 Gb\/s\/wire parallel interface for die-to-die communication. IEEE Journal of Solid-State Circuits (2016).","DOI":"10.1109\/JSSC.2016.2596773"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530428"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731673"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247947"},{"key":"e_1_3_3_2_9_2","unstructured":"Joel Hestness. 2024. Netraces v1.0. The University of Texas at Austin. https:\/\/www.cs.utexas.edu\/\u00a0netrace\/ Accessed: 2024-08-21."},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921258"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Joel Hestness and Stephen\u00a0W Keckler. 2011. Netrace: Dependency-tracking traces for efficient network-on-chip experimentation. The University of Texas at Austin Dept. of Computer Science Tech. Rep (2011).","DOI":"10.1145\/1921249.1921258"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Wei Huang Shougata Ghosh Sivakumar Velusamy Karthik Sankaranarayanan Kevin Skadron and Mircea\u00a0R Stan. 2006. HotSpot: A compact thermal modeling methodology for early-stage VLSI design. IEEE Transactions on very large scale integration (VLSI) systems (2006).","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10248006"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"e_1_3_3_2_17_2","unstructured":"Zhonghai Lu Rikard Thid Mikael Millberg Erland Nilsson and Axel Jantsch. 2005. NNSE: Nostrum network-on-chip simulation environment. Proc. of SSoCC (2005)."},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280748"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP52707.2021.00018"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"Pascal Vivet Eric Guthmuller Yvain Thonnart Gael Pillonnet et\u00a0al. 2020. IntAct: A 96-core processor with six chiplets 3D-stacked on an active interposer with distributed interconnects and integrated power management. IEEE Journal of Solid-State Circuits 56 1 (2020).","DOI":"10.1109\/JSSC.2020.3036341"}],"event":{"name":"CF '25: 22nd ACM International Conference on Computing Frontiers","location":"Cagliari Italy","acronym":"CF '25","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3719276.3725170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T09:49:33Z","timestamp":1753091373000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3719276.3725170"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":20,"alternative-id":["10.1145\/3719276.3725170","10.1145\/3719276"],"URL":"https:\/\/doi.org\/10.1145\/3719276.3725170","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}