{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:26:36Z","timestamp":1754151996077,"version":"3.41.2"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","funder":[{"name":"CHIPS-JU ISOLDE","award":["101112274"],"award-info":[{"award-number":["101112274"]}]},{"name":"23.SWISSCHIPS.001","award":["REF-1131-52303"],"award-info":[{"award-number":["REF-1131-52303"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3719276.3725172","type":"proceedings-article","created":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T05:00:46Z","timestamp":1751605246000},"page":"116-123","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-3184-0763","authenticated-orcid":false,"given":"Christopher","family":"Reinwardt","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory, ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7231-9315","authenticated-orcid":false,"given":"Robert","family":"Balas","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9924-3536","authenticated-orcid":false,"given":"Alessandro","family":"Ottaviano","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7495-6895","authenticated-orcid":false,"given":"Angelo","family":"Garofalo","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland and University of Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,7,4]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"Frontgrade\u00a0Gaisler AB. 2024. GRLIB IP Core User\u2019s Manual. https:\/\/download.gaisler.com\/products\/GRLIB\/doc\/grip.pdf. Revision: Dec 2024 Version 2024.4 Retrieved December 31 2024."},{"key":"e_1_3_3_1_3_2","unstructured":"Infineon\u00a0Technologies AG. 2002. TriCore\u2122 1.3 32-bit Unified Processor Core Architecture Overview Handbook. https:\/\/www.infineon.com\/dgdl\/TC1_3_ArchOverview_1.pdf?fileId=db3a304312bae05f0112be86204c0111. Retrieved March 24 2024."},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISORCW.2015.58"},{"key":"e_1_3_3_1_5_2","series-title":"OpenAccess Series in Informatics (OASIcs)","first-page":"2:1\u20132:10","volume-title":"16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016)","author":"Falk Heiko","year":"2016","unstructured":"Heiko Falk, Sebastian Altmeyer, Peter Hellinckx, Bj\u00f6rn Lisper, Wolfgang Puffitsch, Christine Rochange, Martin Schoeberl, Rasmus\u00a0Bo S\u00f8rensen, Peter W\u00e4gemann, and Simon Wegener. 2016. TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research. In 16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016)(OpenAccess Series in Informatics (OASIcs), Vol.\u00a055), Martin Schoeberl (Ed.). Schloss Dagstuhl\u2013Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany, 2:1\u20132:10."},{"key":"e_1_3_3_1_6_2","unstructured":"Microchip\u00a0Technology Inc.2024. PolarFire SoC MSS Technical Reference Manual. https:\/\/www.microchip.com\/content\/dam\/mchp\/documents\/FPGA\/ProductDocuments\/ReferenceManuals\/PolarFire_SoC_FPGA_MSS_Technical_Reference_Manual_VC.pdf. Retrieved December 31 2024."},{"key":"e_1_3_3_1_7_2","unstructured":"ARM Limited. 2010. Cortex-A8 Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/ddi0344\/k. Revision: r3p2 Retrieved December 31 2024."},{"key":"e_1_3_3_1_8_2","unstructured":"ARM Limited. 2024. Arm\u00ae Cortex\u00ae-R82 Processor Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/102670\/0300\/?lang=en. Revision: r3p0 Retrieved September 20 2024."},{"key":"e_1_3_3_1_9_2","unstructured":"ARM Limited. 2024. Arm\u00ae Cortex\u00ae-R82AE Processor Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/101550\/0000\/?lang=en. Revision: r0p0 Retrieved September 20 2024."},{"key":"e_1_3_3_1_10_2","unstructured":"Arm\u00a0Limited N.\u00a0Werdmuller. 2020. Arm Cortex-R82: Combining high-performance 64-bit real-time and applications processing for the next generation of storage devices. https:\/\/community.arm.com\/arm-community-blogs\/b\/internet-of-things-blog\/posts\/arm-cortex-r82-high-performance-64bit-realtime-applications-processing. Retrieved September 20 2024."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Alessandro Ottaviano Thomas Benz Paul Scheffler and Luca Benini. 2023. Cheshire: A Lightweight Linux-Capable RISC-V Host Platform for Domain-Specific Accelerator Plug-In. IEEE Transactions on Circuits and Systems II: Express Briefs 70 10 (2023) 3777\u20133781. doi:10.1109\/TCSII.2023.3289186","DOI":"10.1109\/TCSII.2023.3289186"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108391"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2015.108"},{"key":"e_1_3_3_1_14_2","unstructured":"N.\u00a0Santhanam R.\u00a0Fletcher A.\u00a0Mahindroo and McKinsey A.\u00a0Tschiesner. 2020. The case for an end-to-end automotive software platform. https:\/\/www.mckinsey.com\/industries\/automotive-and-assembly\/our-insights\/the-case-for-an-end-to-end-automotive-software-platform. Retrieved September 20 2024."},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473996"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.50"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Florian Zaruba and Luca Benini. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 11 (2019) 2629\u20132640. doi:10.1109\/TVLSI.2019.2926114","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"CF '25: 22nd ACM International Conference on Computing Frontiers","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Cagliari Italy","acronym":"CF '25"},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3719276.3725172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T09:49:48Z","timestamp":1753091388000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3719276.3725172"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":16,"alternative-id":["10.1145\/3719276.3725172","10.1145\/3719276"],"URL":"https:\/\/doi.org\/10.1145\/3719276.3725172","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}