{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:26:36Z","timestamp":1754151996470,"version":"3.41.2"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3719276.3725174","type":"proceedings-article","created":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T05:00:46Z","timestamp":1751605246000},"page":"132-140","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-7978-6577","authenticated-orcid":false,"given":"Kun","family":"Qin","sequence":"first","affiliation":[{"name":"Computer Architecture and Operating Systems (CAOS), CIT, Technical University of Munich, Heilbronn, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1697-817X","authenticated-orcid":false,"given":"Xiaorang","family":"Guo","sequence":"additional","affiliation":[{"name":"Computer Architecture and Parallel Systems (CAPS), CIT, Technical University of Munich, Garching near Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9013-435X","authenticated-orcid":false,"given":"Martin","family":"Schulz","sequence":"additional","affiliation":[{"name":"Computer Architecture and Parallel Systems (CAPS), CIT, Technical University of Munich, Garching near Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6750-3652","authenticated-orcid":false,"given":"Carsten","family":"Trinitis","sequence":"additional","affiliation":[{"name":"Computer Architecture and Operating Systems (CAOS), CIT, Technical University of Munich, Heilbronn, Germany and Computer Architecture and Parallel Systems (CAPS), CIT, Technical University of Munich, Garching near Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,7,4]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"Ayaz Akram and Lina Sawalha. 2019. A Survey of Computer Architecture Simulation Techniques and Tools. IEEE Access 7 (2019) 78120\u201378145. 10.1109\/ACCESS.2019.2917698","DOI":"10.1109\/ACCESS.2019.2917698"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.77"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375307"},{"key":"e_1_3_3_1_5_2","unstructured":"Jeremy Bennett. 2009. High Performance SoC Modeling with Verilator. https:\/\/www.embecosm.com\/appnotes\/ean6\/embecosm-or1k-verilator-tutorial-ean6-issue-1.pdf"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00071"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322869"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","unstructured":"H. Cheng J. Gro\u00dfsch\u00e4dl B.\u00a0R. Marshall D. Page and T. Pham. 2022. Risc-v instruction set extensions for lightweight symmetric cryptography. IACR Transactions on Cryptographic Hardware and Embedded Systems 2023 1 (2022) 193\u2013237. 10.46586\/tches.v2023.i1.193-237","DOI":"10.46586\/tches.v2023.i1.193-237"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771798"},{"key":"e_1_3_3_1_10_2","unstructured":"Mentor\u00a0Graphics Corporation. 2024. Mentor expands the Veloce emulation platform with Veloce StratoT. (2024). https:\/\/www.eejournal.com\/industry_news\/mentor-expands-the-veloce-emulation-platform-with-veloce-stratot\/"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00023"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","unstructured":"Eddie Hung and Steven J.\u00a0E. Wilton. 2013. Scalable Signal Selection for Post-Silicon Debug. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 6 (2013) 1103\u20131115. 10.1109\/TVLSI.2012.2202409","DOI":"10.1109\/TVLSI.2012.2202409"},{"key":"e_1_3_3_1_13_2","unstructured":"Advanced Micro\u00a0Devices Inc.2023.5. Xilinx 7 Series FPGAs Configuration User Guide 2015 UG470 (v.1.17). https:\/\/docs.amd.com\/v\/u\/en-US\/ug470_7Series_Config"},{"key":"e_1_3_3_1_14_2","unstructured":"Advanced Micro\u00a0Devices Inc.2024.1. ChipScope Pro Software and Cores User Guide (UG029). https:\/\/docs.amd.com\/v\/u\/en-US\/chipscope_pro_sw_cores_ug029"},{"key":"e_1_3_3_1_15_2","unstructured":"Advanced Micro\u00a0Devices Inc.2024.1. Vivado Design Suite User Guide: Logic Simulation (UG900). https:\/\/docs.amd.com\/r\/en-US\/ug900-vivado-logic-simulation\/Vivado-Simulator-Quick-Reference-Guide"},{"key":"e_1_3_3_1_16_2","unstructured":"Advanced Micro\u00a0Devices Inc.2024.1. Vivado Design Suite User Guide: Programming and Debugging (UG908). https:\/\/docs.amd.com\/r\/en-US\/ug908-vivado-programming-debugging\/Getting-Started"},{"key":"e_1_3_3_1_17_2","unstructured":"Cadence Inc.2024. TIE Language\u2014The Fast Path to High-Performance Embedded SoC Processing. (2024). https:\/\/www.cadence.com\/en_US\/home\/resources\/white-papers\/tip-tie-wp.html"},{"key":"e_1_3_3_1_18_2","unstructured":"Intel Inc.2021.3. Intel\u00ae Stratix\u00ae 10 Configuration User Guide. https:\/\/cdrdv2-public.intel.com\/666618\/ug-s10-config-683762-666618.pdf"},{"key":"e_1_3_3_1_19_2","unstructured":"Synopsys Inc.2024. Synopsys ASIP: Application-specific Instruction Processor Designer. (2024). https:\/\/www.synopsys.com\/dw\/ipdir.php?ds=asip-designer"},{"key":"e_1_3_3_1_20_2","unstructured":"Synopsys Inc.2024. Synopsys ZeBu EP2: Scalable platform for emulation and prototyping. (2024). https:\/\/www.synopsys.com\/verification\/emulation\/zebu-ep2.html"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/AMATHE61652.2024.10582142"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.71"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00021"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/MIPRO60963.2024.10569876"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICM56102.2022.10011364"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/RSP53691.2021.9806255"},{"key":"e_1_3_3_1_27_2","unstructured":"Marius Mont\u2019on. 2020. A RISC-V SystemC-TLM simulator. https:\/\/api.semanticscholar.org\/CorpusID:224803671"},{"key":"e_1_3_3_1_28_2","unstructured":"Wilson Snyder. 2024. Verilator User\u2019s Guide. (2024). https:\/\/verilator.org\/guide\/latest\/"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577301"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.16"},{"key":"e_1_3_3_1_31_2","unstructured":"Stephen Williams and Michael Baxter. 2002. Icarus verilog: open-source verilog more than a year later. Linux J. 2002 99 (jul 2002) 3."}],"event":{"name":"CF '25: 22nd ACM International Conference on Computing Frontiers","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Cagliari Italy","acronym":"CF '25"},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3719276.3725174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T09:50:01Z","timestamp":1753091401000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3719276.3725174"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":30,"alternative-id":["10.1145\/3719276.3725174","10.1145\/3719276"],"URL":"https:\/\/doi.org\/10.1145\/3719276.3725174","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}