{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:26:29Z","timestamp":1754151989254,"version":"3.41.2"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3719276.3725176","type":"proceedings-article","created":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T05:00:46Z","timestamp":1751605246000},"page":"141-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["PowerSecBench: reveal microarchitectural power leakages using generic RISC-V microbenchmarks"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-8254-9130","authenticated-orcid":false,"given":"Mathieu","family":"Escouteloup","sequence":"first","affiliation":[{"name":"Universite de Bordeaux, Bordeaux INP, Laboratoire IMS, UMR CNRS 5218, Bordeaux, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2194-7991","authenticated-orcid":false,"given":"Vincent","family":"Migliore","sequence":"additional","affiliation":[{"name":"LAAS-CNRS, Univ. Toulouse, CNRS, INSA, Toulouse, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,7,4]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"2023. Chisel\/FIRRTL Hardware Compiler Framework. https:\/\/www.chisel-lang.org\/"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-97348-3_5"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16763-3_5"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","unstructured":"Alessandro Barenghi Luca Breveglieri Niccolo Izzo and Gerardo Pelosi. 2021. Exploring Cortex-M Microarchitectural Side Channel Information Leakage. IEEE Access 9 (2021) 156507\u2013156527. 10.1109\/ACCESS.2021.3124761","DOI":"10.1109\/ACCESS.2021.3124761"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196112"},{"key":"e_1_3_3_2_7_2","unstructured":"Ileana Buhan Lejla Batina Yuval Yarom and Patrick Schaumont. 2021. SoK: Design Tools for Side-Channel-Aware Implementations. arXiv:https:\/\/arXiv.org\/abs\/2104.08593 [cs] (May 2021). arxiv:https:\/\/arXiv.org\/abs\/2104.08593\u00a0[cs]"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29912-4_6"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"Arnaud de Grandmaison Karine Heydemann and Quentin\u00a0L Meunier. 2022. ARMISTICE: Micro-Architectural Leakage Modelling for Masked Software Formal Verification. (2022).","DOI":"10.1109\/TCAD.2022.3197507"},{"key":"e_1_3_3_2_10_2","unstructured":"Mathieu Escouteloup and Vincent Migliore. 2025. HerdWare. https:\/\/gitlab.com\/herd-ware\/root"},{"key":"e_1_3_3_2_11_2","unstructured":"Mathieu Escouteloup and Vincent Migliore. 2025. PowerSecBench. https:\/\/gitlab.com\/herd-ware\/sw\/secbench\/power"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","unstructured":"Si Gao Ben Marshall Dan Page and Thinh Pham. 2020. FENL: An ISE to Mitigate Analogue Micro-Architectural Leakage. IACR Transactions on Cryptographic Hardware and Embedded Systems (March 2020) 73\u201398. 10.13154\/tches.v2020.i2.73-98","DOI":"10.13154\/tches.v2020.i2.73-98"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-92075-3_1"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758600"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","unstructured":"Pantea Kiaei and Patrick Schaumont. 2022. SoC Root Canal! Root Cause Analysis of Power Side-Channel Leakage in System-on-Chip Designs. IACR Transactions on Cryptographic Hardware and Embedded Systems (Aug. 2022) 751\u2013773. 10.46586\/tches.v2022.i4.751-773","DOI":"10.46586\/tches.v2022.i4.751-773"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","unstructured":"Ben Marshall Dan Page and James Webb. 2021. MIRACLE: MIcRo-ArChitectural Leakage Evaluation: A Study of Micro-Architectural Power Leakage across Many Devices. IACR Transactions on Cryptographic Hardware and Embedded Systems (Nov. 2021) 175\u2013220. 10.46586\/tches.v2022.i1.175-220","DOI":"10.46586\/tches.v2022.i1.175-220"},{"key":"e_1_3_3_2_20_2","unstructured":"David McCann Carolyn Whitnall and Elisabeth Oswald. 2016. ELMO: Emulating Leaks for the ARM Cortex-M0 without Access to a Side Channel Lab. IACR Cryptol. ePrint Arch. 2016 (2016) 517."},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","unstructured":"Nicolai M\u00fcller and Amir Moradi. 2022. PROLEAD: A Probing-Based Hardware Leakage Detection Tool. IACR Transactions on Cryptographic Hardware and Embedded Systems (Aug. 2022) 311\u2013348. 10.46586\/tches.v2022.i4.311-348","DOI":"10.46586\/tches.v2022.i4.311-348"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-64647-3_17"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00148"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2021.23137"},{"key":"e_1_3_3_2_25_2","unstructured":"Wilson Snyder. 2024. Verilator. https:\/\/veripool.org\/verilator\/"},{"key":"e_1_3_3_2_26_2","unstructured":"Amisha Srivastava Sanjay Das Navnil Choudhury Rafail Psiakis Pedro\u00a0Henrique Silva Debjit Pal and Kanad Basu. 2023. SCAR: Power Side-Channel Analysis at RTL-Level. arxiv:https:\/\/arXiv.org\/abs\/2310.06257\u00a0[cs] http:\/\/arxiv.org\/abs\/2310.06257"},{"key":"e_1_3_3_2_27_2","unstructured":"Andrew Waterman Krste Asanovi\u0107 and John Hauser. 2024. The RISC-V Instruction Set Manual: Volume I Version 20240411. https:\/\/github.com\/riscv\/riscv-isa-manual\/releases\/tag\/20240411"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300271"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"publisher","unstructured":"Jannik Zeitschner Nicolai M\u00fcller and Amir Moradi. 2023. PROLEAD_SW: Probing-Based Software Leakage Detection for ARM Binaries. IACR Transactions on Cryptographic Hardware and Embedded Systems (June 2023) 391\u2013421. 10.46586\/tches.v2023.i3.391-421","DOI":"10.46586\/tches.v2023.i3.391-421"}],"event":{"name":"CF '25: 22nd ACM International Conference on Computing Frontiers","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Cagliari Italy","acronym":"CF '25"},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3719276.3725176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T09:48:12Z","timestamp":1753091292000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3719276.3725176"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":28,"alternative-id":["10.1145\/3719276.3725176","10.1145\/3719276"],"URL":"https:\/\/doi.org\/10.1145\/3719276.3725176","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}