{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T14:21:05Z","timestamp":1765808465210,"version":"3.41.2"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","funder":[{"name":"Swiss State Secretariat for Education, Research, and Innovation (SERI)"},{"name":"Chips Joint Undertaking (CHIPS-JU)","award":["101112274"],"award-info":[{"award-number":["101112274"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3719276.3725186","type":"proceedings-article","created":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T05:00:46Z","timestamp":1751605246000},"page":"12-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-6054-9078","authenticated-orcid":false,"given":"Zexin","family":"Fu","sequence":"first","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-4483-9261","authenticated-orcid":false,"given":"Riccardo","family":"Tedeschi","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0041-7917","authenticated-orcid":false,"given":"Gianmarco","family":"Ottavi","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8683-8060","authenticated-orcid":false,"given":"Nils","family":"Wistoff","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0656-2023","authenticated-orcid":false,"given":"C\u00e9sar","family":"Fuguet","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Inria, TIMA, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0651-5393","authenticated-orcid":false,"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland and Universit\u00e0 di Bologna, Bologna, Italy"}]}],"member":"320","published-online":{"date-parts":[[2025,7,4]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3637543.3652871"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"Omid Azizi Aqeel Mahesri Benjamin\u00a0C Lee Sanjay\u00a0J Patel and Mark Horowitz. 2010. Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis. ACM SIGARCH Computer Architecture News 38 3 (2010) 26\u201336.","DOI":"10.1145\/1816038.1815967"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC55821.2022.9926292"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"David Brooks Robert\u00a0P Dick Russ Joseph and Li Shang. 2007. Power thermal and reliability modeling in nanometer-scale microprocessors. Ieee Micro 27 3 (2007) 49\u201362.","DOI":"10.1109\/MM.2007.58"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3624062.3624234"},{"key":"e_1_3_3_2_7_2","unstructured":"Andrew Burgess Ashley Whetter George Field Graham Markall Hendrik Oosenbrug James Pallister Jeremy Bennett Neville Grech Pierre Langlois and Simon Cook. 2023. Embench IoT Benchmark Suite. https:\/\/github.com\/embench\/embench-iot. Accessed: 2024-09-19."},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3587135.3591413"},{"key":"e_1_3_3_2_11_2","unstructured":"Shay Gal-On and Markus Levy. 2012. Exploring coremark a benchmark maximizing simplicity and efficacy. The Embedded Microprocessor Benchmark Consortium (2012)."},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"John\u00a0L. Hennessy and David\u00a0A. Patterson. 2019. A new golden age for computer architecture. Commun. ACM 62 2 (Jan. 2019) 48\u201360. https:\/\/doi.org\/10.1145\/3282307","DOI":"10.1145\/3282307"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Alessandro Ottaviano Thomas Benz Paul Scheffler and Luca Benini. 2023. Cheshire: A lightweight linux-capable risc-v host platform for domain-specific accelerator plug-in. IEEE Transactions on Circuits and Systems II: Express Briefs 70 10 (2023) 3777\u20133781.","DOI":"10.1109\/TCSII.2023.3289186"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Ronny Ronen Avi Mendelson Konrad Lai Shih-Lien Lu Fred Pollack and John\u00a0Paul Shen. 2001. Coming challenges in microarchitecture and architecture. Proc. IEEE 89 3 (2001) 325\u2013340.","DOI":"10.1109\/5.915377"},{"key":"e_1_3_3_2_15_2","unstructured":"Semidynamics. 2025. Atrevido Processor Product Page. https:\/\/semidynamics.com\/en\/products\/atrevido [Online; accessed 2025-01-27]."},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"e_1_3_3_2_17_2","unstructured":"SiFive Inc.2024. SiFive Performance P550 Core Data Sheet. https:\/\/www.sifive.com\/document-file\/p550-core-data-sheet [Online; accessed 2025-01-27]."},{"key":"e_1_3_3_2_18_2","unstructured":"Ventana Micro. 2025. Ventana Introduces Veyron V2. https:\/\/www.ventanamicro.com\/ventana-introduces-veyron-v2\/ [Online; accessed 2025-01-27]."},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00080"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"Florian Zaruba and Luca Benini. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 11 (2019) 2629\u20132640.","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_3_2_22_2","unstructured":"Jerry Zhao Ben Korpan Abraham Gonzalez and Krste Asanovic. 2020. SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. (May 2020)."}],"event":{"name":"CF '25: 22nd ACM International Conference on Computing Frontiers","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Cagliari Italy","acronym":"CF '25"},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3719276.3725186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T09:49:04Z","timestamp":1753091344000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3719276.3725186"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":21,"alternative-id":["10.1145\/3719276.3725186","10.1145\/3719276"],"URL":"https:\/\/doi.org\/10.1145\/3719276.3725186","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}