{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:57:49Z","timestamp":1767772669357,"version":"3.41.2"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3719276.3725192","type":"proceedings-article","created":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T05:00:46Z","timestamp":1751605246000},"page":"80-83","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Enabling the Proxy Computing Paradigm on DPU-based FPGA Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4387-5774","authenticated-orcid":false,"given":"Gianluca","family":"Brilli","sequence":"first","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8705-0761","authenticated-orcid":false,"given":"Alessandro","family":"Capotondi","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1954-7201","authenticated-orcid":false,"given":"Paolo","family":"Burgio","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1010-4762","authenticated-orcid":false,"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,7,4]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00011"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774517"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247840"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/EMC249363.2019.00012"},{"key":"e_1_3_3_2_7_2","first-page":"1","volume-title":"Fifth Workshop on Computer Architecture Research Directions. CARD 2019","author":"Giri Davide","year":"2019","unstructured":"Davide Giri, Kuan-Lin Chiu, Guy Eichler, Paolo Mantovani, Nandhini Chandramoorthy, and Luca Carloni. 2019. Ariane + NVDLA: Seamless Third-Party IP Integration with ESP. In Fifth Workshop on Computer Architecture Research Directions. CARD 2019. ACM, Phoenix, Arizona, USA, 1\u201310."},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Andrew Howard Mark Sandler Grace Chu Liang-Chieh Chen Bo Chen Mingxing Tan Weijun Wang Yukun Zhu Ruoming Pang Vijay Vasudevan Quoc\u00a0V. Le and Hartwig Adam. 2019. Searching for MobileNetV3. arxiv:https:\/\/arXiv.org\/abs\/1905.02244\u00a0[cs.CV] https:\/\/arxiv.org\/abs\/1905.02244","DOI":"10.1109\/ICCV.2019.00140"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS51040.2020.00036"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Antonio Loquercio Ana\u00a0I. Maqueda Carlos\u00a0R. del Blanco and Davide Scaramuzza. 2018. DroNet: Learning to Fly by Driving. IEEE Robotics and Automation Letters 3 2 (2018) 1088\u20131095. https:\/\/doi.org\/10.1109\/LRA.2018.2795643","DOI":"10.1109\/LRA.2018.2795643"},{"key":"e_1_3_3_2_11_2","unstructured":"Simone Machetti Pasquale\u00a0Davide Schiavone Thomas\u00a0Christoph M\u00fcller Miguel Pe\u00f3n-Quir\u00f3s and David Atienza. 2024. X-HEEP: An Open-Source Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators. arxiv:https:\/\/arXiv.org\/abs\/2401.05548\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2401.05548"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Sparsh Mittal. 2019. A Survey on optimized implementation of deep learning models on the NVIDIA Jetson platform. Journal of Systems Architecture 97 (2019) 428\u2013442. https:\/\/doi.org\/10.1016\/j.sysarc.2019.01.011","DOI":"10.1016\/j.sysarc.2019.01.011"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS52674.2021.00047"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD57027.2022.00061"},{"key":"e_1_3_3_2_15_2","volume-title":"Zynq UltraScale+ MPSoC Overview","author":"Inc. Xilinx","year":"2020","unstructured":"Xilinx Inc.2020. Zynq UltraScale+ MPSoC Overview. Xilinx Inc. https:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-ultrascale-mpsoc.html."},{"key":"e_1_3_3_2_16_2","volume-title":"Xilinx Deep Learning Processing Unit (DPU)","author":"Inc. Xilinx,","year":"2024","unstructured":"Xilinx, Inc.2024. Xilinx Deep Learning Processing Unit (DPU). Xilinx, Inc. Available at: https:\/\/www.xilinx.com\/products\/intellectual-property\/dpu.html."}],"event":{"name":"CF '25: 22nd ACM International Conference on Computing Frontiers","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Cagliari Italy","acronym":"CF '25"},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3719276.3725192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T09:49:32Z","timestamp":1753091372000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3719276.3725192"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":15,"alternative-id":["10.1145\/3719276.3725192","10.1145\/3719276"],"URL":"https:\/\/doi.org\/10.1145\/3719276.3725192","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}