{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:06:42Z","timestamp":1784905602966,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,28]]},"DOI":"10.1145\/3719276.3725196","type":"proceedings-article","created":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T05:00:46Z","timestamp":1751605246000},"page":"212-215","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A Custom RISC-V ISA with Scalable Processing Units for Efficient Neural Network Inference"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8874-6269","authenticated-orcid":false,"given":"Yueting","family":"Li","sequence":"first","affiliation":[{"name":"Hangzhou International Innovation Institute, Beihang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5874-7916","authenticated-orcid":false,"given":"Wanshuang","family":"Lin","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5857-7393","authenticated-orcid":false,"given":"Wendong","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Hong Kong, Hong Kong, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3026-0108","authenticated-orcid":false,"given":"Ngai","family":"Wong","sequence":"additional","affiliation":[{"name":"University of Hong Kong, Hong Kong, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8088-0404","authenticated-orcid":false,"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,7,4]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"Francesco Conti et\u00a0al. 2024. Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC With 2\u20138 b DNN Acceleration and 30%-Boost Adaptive Body Biasing. IEEE Journal of Solid-State Circuits 59 1 (2024) 128\u2013142.","DOI":"10.1109\/JSSC.2023.3318301"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Mihaela Damian et\u00a0al. 2022. SCAIE-V: An Open-Source Scalable Interface for ISA Extensions for RISC-V Processors. ACM\/IEEE Design Automation Conference (2022) 169\u2013174.","DOI":"10.1145\/3489517.3530432"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Angelo Garofalo et\u00a0al. 2020. XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions. Design Automation Test in Europe Conference Exhibition (DATE) (2020) 186\u2013191.","DOI":"10.23919\/DATE48585.2020.9116529"},{"key":"e_1_3_3_1_5_2","unstructured":"Hongyang Jia et\u00a0al. 2001. MiBench: A Free Commercially Representative Embedded Benchmark Suite. IEEE International Workshop on Workload Characterization (2001)."},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Hongyang Jia et\u00a0al. 2020. A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing. IEEE Journal of Solid-State Circuits 55 9 (2020) 2609\u20132621.","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Muyang Li et\u00a0al. 2024. DistriFusion: Distributed Parallel Inference for High-Resolution Diffusion Models. IEEE\/CVF Conference on Computer Vision and Pattern Recognition (CVPR) (2024) 7183\u20137193.","DOI":"10.1109\/CVPR52733.2024.00686"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Yueting Li et\u00a0al. 2024. APIM: An Antiferromagnetic MRAM-Based Processing-In-Memory System for Efficient Bit-Level Operations of Quantized Convolutional Neural Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43 8 (2024) 2405\u20132410.","DOI":"10.1109\/TCAD.2024.3372453"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"Shi-Yuan Ma et\u00a0al. 2025. Quantum-Limited Stochastic Optical Neural Networks Operating at a Few Quanta per Activation. Nature Communications 16 1 (2025) 1\u201312.","DOI":"10.1038\/s41467-024-55220-y"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"Gianmarco Ottavi et\u00a0al. 2023. Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster With 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode. IEEE Transactions on Circuits and Systems I: Regular Papers 70 6 (2023) 2450\u20132463.","DOI":"10.1109\/TCSI.2023.3254810"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Enrico Reggiani et\u00a0al. 2023. Mix-GEMM: An Efficient HW-SW Architecture for Mixed-Precision Quantized Deep Neural Networks Inference on Edge Devices. IEEE International Symposium on High-Performance Computer Architecture (HPCA) (2023) 1085\u20131098.","DOI":"10.1109\/HPCA56546.2023.10071076"},{"key":"e_1_3_3_1_12_2","unstructured":"Riscv-tests. 2021. Online. RISCV Tests (2021). https:\/\/github.com\/riscv\/riscv-tests"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Muhammad Shafique. 2023. Emerging Trends in Multi-Accelerator and Distributed System for ML: Devices Architectures Tools and Applications. ACM\/IEEE Design Automation Conference (DAC) (2023) 1\u20132.","DOI":"10.1109\/DAC56929.2023.10247935"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Muhammad Shafique. 2024. RV-GEMM: Neural Network Inference Acceleration with Near-Memory GEMM Instructions on RISC-V. ACM International Conference on Computing Frontiers (CF) (2024) 302\u2013305.","DOI":"10.1145\/3649153.3649181"}],"event":{"name":"CF '25: 22nd ACM International Conference on Computing Frontiers","location":"Cagliari Italy","acronym":"CF '25","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 22nd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3719276.3725196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T09:49:59Z","timestamp":1753091399000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3719276.3725196"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,28]]},"references-count":13,"alternative-id":["10.1145\/3719276.3725196","10.1145\/3719276"],"URL":"https:\/\/doi.org\/10.1145\/3719276.3725196","relation":{},"subject":[],"published":{"date-parts":[[2025,5,28]]},"assertion":[{"value":"2025-07-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}