{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T05:09:56Z","timestamp":1782450596506,"version":"3.54.5"},"reference-count":72,"publisher":"Association for Computing Machinery (ACM)","issue":"2","funder":[{"name":"National Key Research and Development Program of China","award":["2023YFB4502902"],"award-info":[{"award-number":["2023YFB4502902"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62332012, 62227809, 62302290"],"award-info":[{"award-number":["62332012, 62227809, 62302290"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Fundamental Research Funds for the Central Universities, Shanghai Municipal Science and Technology Major Project","award":["2021SHZDZX0102"],"award-info":[{"award-number":["2021SHZDZX0102"]}]},{"name":"Natural Science Foundation of Shanghai","award":["22ZR1435400"],"award-info":[{"award-number":["22ZR1435400"]}]},{"name":"Key Research and Development Program of Xinjiang Uygur Autonomous Region","award":["2023B01027, 2023B01027-1"],"award-info":[{"award-number":["2023B01027, 2023B01027-1"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2025,6,30]]},"abstract":"<jats:p>Byte-addressable storage (BAS), such as persistent memory and CXL-SSDs, does not meet system designers\u2019 expectations for data flushing and access granularity. Persistent CPU caches, enabled by recent techniques like Intel\u2019s eADR and CXL\u2019s Global Persistent Flush, can mitigate these issues without sacrificing consistency. However, the shared nature of CPU caches can lead to cache contention, which can result in cached data being frequently evicted to the BAS and reloaded into caches, negating the benefits of caching. If the BAS write granularity is larger than the cacheline eviction granularity, this can also lead to severe write amplification.<\/jats:p>\n          <jats:p>\n            In this article, we identify, characterize, and propose solutions to the problem of contention in persistent CPU caches, which is largely overlooked by existing systems. These systems either simply assume that cached data is hot enough to survive cache evictions or use unsupported cache allocation techniques without testing their effectiveness. We also present FusionFS, a contention-resilient kernel file system that uses persistent CPU caches to redesign data update approaches. FusionFS employs an\n            <jats:italic toggle=\"yes\">adaptive data update<\/jats:italic>\n            approach that chooses the most effective mechanism based on file access patterns during system calls and memory mapping accesses, minimizing BAS media writes and improving throughput. FusionFS also employs\n            <jats:italic toggle=\"yes\">contention-aware cache allocation<\/jats:italic>\n            to minimize various types of cache contention. Experimental results show that FusionFS outperforms existing file systems and effectively mitigates various types of cache contention.\n          <\/jats:p>","DOI":"10.1145\/3719656","type":"journal-article","created":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T11:24:57Z","timestamp":1740569097000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["FusionFS: A Contention-Resilient File System for Persistent CPU Caches"],"prefix":"10.1145","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1682-7435","authenticated-orcid":false,"given":"Congyong","family":"Chen","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2485-760X","authenticated-orcid":false,"given":"Shengan","family":"Zheng","sequence":"additional","affiliation":[{"name":"MoE Key Lab of Artificial Intelligence, AI Institute, Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9490-1726","authenticated-orcid":false,"given":"Yuhang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1531-7962","authenticated-orcid":false,"given":"Linpeng","family":"Huang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,6,28]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00019"},{"key":"e_1_3_2_3_2","unstructured":"AMD. 2022. AMD64 Technology Platform Quality of Service Extensions. https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/processor-tech-docs\/other\/56375_1_03_PUB.pdf. Accessed: 2024-08-28."},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3545008.3545054"},{"key":"e_1_3_2_5_2","unstructured":"ARM. 2023. Configuring MPAM via resctrl file-system. https:\/\/developer.arm.com\/documentation\/108032\/0100\/A-closer-look-at-MPAM-software\/Linux-MPAM-overview\/Configuring-MPAM-via-resctrl-file-system. Accessed: 2024-08-28."},{"key":"e_1_3_2_6_2","unstructured":"ARM. 2023. L3 cache partitioning. https:\/\/developer.arm.com\/documentation\/100453\/0401\/L3-cache\/L3-cache-partitioning\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_7_2","unstructured":"ARM. 2024. Arm DynamIQ shared unit technical reference manual. https:\/\/developer.arm.com\/documentation\/100453\/0300\/functional-description\/l3-cache\/cache-stashing. Accessed: 2024-08-28."},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","unstructured":"Vinay Banakar Kan Wu Yuvraj Patel Kimberly Keeton Andrea C. Arpaci-Dusseau and Remzi H. Arpaci-Dusseau. 2023. WiscSort: External sorting for byte-addressable storage. Proc. VLDB Endow. 16 9 (May 2023) 2103\u20132116. 10.14778\/3598581.3598585","DOI":"10.14778\/3598581.3598585"},{"key":"e_1_3_2_9_2","first-page":"1967","volume-title":"Proceedings of the 29th USENIX Security Symposium (USENIX Security\u201920)","author":"Briongos Samira","year":"2020","unstructured":"Samira Briongos, Pedro Malag\u00f3n, Jos\u00e9 M. Moya, and Thomas Eisenbarth. 2020. \\(\\lbrace\\) RELOAD+ REFRESH \\(\\rbrace\\) : Abusing cache replacement policies to perform stealthy cache attacks. In Proceedings of the 29th USENIX Security Symposium (USENIX Security\u201920). 1967\u20131984."},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-97-5572-1_33"},{"key":"e_1_3_2_11_2","unstructured":"CXL 2019. Compute express link\u2122: The breakthrough cpu-to-device interconnect. https:\/\/www.computeexpresslink.org\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3448016.3457292"},{"key":"e_1_3_2_13_2","first-page":"315","volume-title":"Proceedings of the 2019 USENIX Annual Technical Conference (USENIX ATC\u201919)","author":"Dice Dave","year":"2019","unstructured":"Dave Dice and Alex Kogan. 2019. \\(\\lbrace\\) BRAVO\u2013Biased \\(\\rbrace\\) locking for \\(\\lbrace\\) Reader-Writer \\(\\rbrace\\) locks. In Proceedings of the 2019 USENIX Annual Technical Conference (USENIX ATC\u201919). 315\u2013328."},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359637"},{"key":"e_1_3_2_15_2","first-page":"719","volume-title":"Proceedings of the 2017 uSENIX Annual Technical Conference (uSENIX ATC\u201917)","author":"Dong Mingkai","year":"2017","unstructured":"Mingkai Dong and Haibo Chen. 2017. Soft updates made simple and fast on non-volatile memory. In Proceedings of the 2017 uSENIX Annual Technical Conference (uSENIX ATC\u201917). 719\u2013731."},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303977"},{"key":"e_1_3_2_18_2","unstructured":"Fio 2006. FIO (Flexible I\/O Tester). https:\/\/github.com\/axboe\/fio. Accessed: 2024-08-28."},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.14778\/3436905.3436921"},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579855"},{"key":"e_1_3_2_21_2","unstructured":"Intel. 2015. Improving Real-Time Performance by Utilizing Cache Allocation Technology. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/cache-allocation-technology-white-paper.pdf. Accessed: 2024-08-28."},{"key":"e_1_3_2_22_2","unstructured":"Intel. 2016. Deprecating the pcommit instruction. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/deprecate-pcommit-instruction.html. Accessed: 2024-08-28."},{"key":"e_1_3_2_23_2","unstructured":"Intel. 2016. Pseudo-locking on Skylake processors. https:\/\/github.com\/intel\/intel-cmt-cat\/issues\/215. Accessed: 2024-08-28."},{"key":"e_1_3_2_24_2","unstructured":"Intel. 2016. README for PSEUDO LOCK Sample Code. https:\/\/github.com\/intel\/intel-cmt-cat\/blob\/master\/examples\/c\/PSEUDO_LOCK\/README#L39. Accessed: 2024-08-28."},{"key":"e_1_3_2_25_2","unstructured":"Intel. 2016. User Interface for Resource Control feature. https:\/\/www.kernel.org\/doc\/html\/v5.9\/x86\/resctrl_ui.html#cache-pseudo-locking. Accessed: 2024-08-28."},{"key":"e_1_3_2_26_2","unstructured":"Intel. 2016. User Interface for Resource Control feature. https:\/\/www.kernel.org\/doc\/html\/v5.9\/x86\/resctrl_ui.html. Accessed: 2024-08-28."},{"key":"e_1_3_2_27_2","unstructured":"Intel. 2020. How to Offload Compute-Intensive Code to Intel\u00aeGPUs. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/dpcpp-for-intel-processor-graphics-architecture.html. Accessed: 2024-08-28."},{"key":"e_1_3_2_28_2","unstructured":"Intel. 2021. eADR: New Opportunities for Persistent Memory Applications. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/eadr-new-opportunities-for-persistent-memory-applications.html. Accessed: 2024-08-28."},{"key":"e_1_3_2_29_2","unstructured":"Intel. 2021. Intel\u00aeoptane\u2122persistent memory 200 series brief. https:\/\/www.intel.la\/content\/www\/xl\/es\/products\/docs\/memory-storage\/optane-persistent-memory\/optane-persistent-memory-200-series-brief.html. Accessed: 2024-08-28."},{"key":"e_1_3_2_30_2","unstructured":"Intel. 2021. Intel\u00aeXeon\u00aeGold 6348 Processor (42M Cache 2.60 GHz) Specifications. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/sku\/212456\/intel-xeon-gold-6348-processor-42m-cache-2-60-ghz\/specifications.html. Accessed: 2024-08-28."},{"key":"e_1_3_2_31_2","unstructured":"Intel. 2021. Storage Performance Development Kit. https:\/\/spdk.io\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_32_2","unstructured":"Intel. 2024. Intel-cmt-cat. https:\/\/github.com\/intel\/intel-cmt-cat. Accessed: 2024-08-28."},{"key":"e_1_3_2_33_2","unstructured":"Intel. 2024. Intel\u00aeData Direct I\/O Technology. https:\/\/www.intel.com\/content\/www\/us\/en\/io\/data-direct-i-o-technology.html. Accessed: 2024-08-28."},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613141"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483567"},{"key":"e_1_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359631"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3419111.3421294"},{"key":"e_1_3_2_38_2","unstructured":"The kernel development community. 2019. TAA - TSX Asynchronous Abort. https:\/\/docs.kernel.org\/admin-guide\/hw-vuln\/tsx_async_abort.html. Accessed: 2024-08-28."},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483589"},{"key":"e_1_3_2_40_2","unstructured":"FAL Labs. 2010. Kyoto Cabinet: A straightforward implementation of DBM. http:\/\/fallabs.com\/kyotocabinet\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","unstructured":"Jiahao Li Jingbo Su Luofan Chen Cheng Li Kai Zhang Liang Yang Sam Noh and Yinlong Xu. 2024. Fastmove: A comprehensive study of on-chip DMA and its demonstration for accelerating data movement in NVM-based storage systems. ACM Trans. Storage 20 3 Article 19 (June 2024) 30 pages. 10.1145\/3656477","DOI":"10.1145\/3656477"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_44_2","first-page":"71","volume-title":"Proceedings of the 2016 USENIX Annual Technical Conference (USENIX ATC\u201916)","author":"Min Changwoo","year":"2016","unstructured":"Changwoo Min, Sanidhya Kashyap, Steffen Maass, and Taesoo Kim. 2016. Understanding manycore scalability of file systems. In Proceedings of the 2016 USENIX Annual Technical Conference (USENIX ATC\u201916). 71\u201385."},{"key":"e_1_3_2_45_2","unstructured":"Babu Moger. 2023. x86\/resctrl: Support AMD QoS RMID Pinning feature. https:\/\/lore.kernel.org\/lkml\/90bb280e-402a-a3e9-2db4-c08f3762fdb1@amd.com\/T\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901324"},{"key":"e_1_3_2_47_2","unstructured":"PMDK. 2022. libpmem. https:\/\/pmem.io\/pmdk\/libpmem\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_48_2","unstructured":"PMDK. 2024. Direct Write to PMem. https:\/\/pmem.io\/rpma\/documentation\/basic-direct-write-to-pmem\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_49_2","unstructured":"T. L. F. Projects. 2021. DPDK. https:\/\/www.dpdk.org\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_50_2","unstructured":"Samsung. 2022. MS-SSD. https:\/\/samsungmsl.com\/ms-ssd\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3534879.3534882"},{"key":"e_1_3_2_52_2","unstructured":"SQLite. 2000. SQLite transactional SQL database engine. https:\/\/www.sqlite.org\/. Accessed: 2024-08-28."},{"key":"e_1_3_2_53_2","unstructured":"Symas. 2017. Lightning Memory-Mapped Database (LMDB). https:\/\/symas.com\/lmdb\/. Accessed: 2024-08-28."},{"issue":"1","key":"e_1_3_2_54_2","first-page":"6","article-title":"Filebench: A flexible framework for file system benchmarking","volume":"41","author":"Tarasov Erez Zadok Vasily","year":"2016","unstructured":"Erez Zadok Vasily Tarasov and Spencer Shepler. 2016. Filebench: A flexible framework for file system benchmarking. USENIX; Login 41, 1 (2016), 6\u201312.","journal-title":"USENIX; Login"},{"key":"e_1_3_2_55_2","first-page":"523","volume-title":"Proceedings of the 2021 USENIX Annual Technical Conference (USENIX ATC\u201921)","author":"Wei Xingda","year":"2021","unstructured":"Xingda Wei, Xiating Xie, Rong Chen, Haibo Chen, and Binyu Zang. 2021. Characterizing and optimizing remote persistent memory with \\(\\lbrace\\) RDMA \\(\\rbrace\\) and \\(\\lbrace\\) NVM \\(\\rbrace\\) . In Proceedings of the 2021 USENIX Annual Technical Conference (USENIX ATC\u201921). 523\u2013536."},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.5555\/3585938.3585956"},{"key":"e_1_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"e_1_3_2_58_2","first-page":"323","volume-title":"Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST\u201916)","author":"Xu Jian","year":"2016","unstructured":"Jian Xu and Steven Swanson. 2016. \\(\\lbrace\\) NOVA \\(\\rbrace\\) : A log-structured file system for hybrid \\(\\lbrace\\) Volatile\/Non-volatile \\(\\rbrace\\) main memories. In Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST\u201916). 323\u2013338."},{"key":"e_1_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.5555\/3386691.3386708"},{"key":"e_1_3_2_60_2","first-page":"601","volume-title":"Proceedings of the 2023 USENIX Annual Technical Conference (USENIX ATC\u201923)","author":"Yang Shao-Peng","year":"2023","unstructured":"Shao-Peng Yang, Minjae Kim, Sanghyun Nam, Juhyung Park, Jin-Yong Choi, Eyee Hyun Nam, Eunji Lee, Sungjin Lee, and Bryan S. Kim. 2023. Overcoming the memory wall with \\(\\lbrace\\) CXL-Enabled \\(\\rbrace\\) \\(\\lbrace\\) SSDs \\(\\rbrace\\) . In Proceedings of the 2023 USENIX Annual Technical Conference (USENIX ATC\u201923). 601\u2013617."},{"key":"e_1_3_2_61_2","first-page":"17","volume-title":"Proceedings of the 20th USENIX Conference on File and Storage Technologies (FAST\u201922)","author":"Yi Jifei","year":"2022","unstructured":"Jifei Yi, Mingkai Dong, Fangnuo Wu, and Haibo Chen. 2022. \\(\\lbrace\\) HTMFS \\(\\rbrace\\) : Strong consistency comes for free with hardware transactional memory in persistent memory file systems. In Proceedings of the 20th USENIX Conference on File and Storage Technologies (FAST\u201922). 17\u201334."},{"key":"e_1_3_2_62_2","first-page":"112","volume-title":"Proceedings of the 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA\u201921)","author":"Yuan Yifan","year":"2021","unstructured":"Yifan Yuan, Mohammad Alian, Yipeng Wang, Ren Wang, Ilia Kurakin, Charlie Tai, and Nam Sung Kim. 2021. Don\u2019t forget the I\/O when allocating your LLC. In Proceedings of the 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA\u201921). IEEE, 112\u2013125."},{"key":"e_1_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2024.3372621"},{"key":"e_1_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE60146.2024.00295"},{"key":"e_1_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.14778\/3514061.3514066"},{"key":"e_1_3_2_66_2","doi-asserted-by":"publisher","DOI":"10.1145\/3673038.3673113"},{"key":"e_1_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503225"},{"key":"e_1_3_2_68_2","first-page":"207","volume-title":"Proceedings of the 17th USENIX Conference on File and Storage Technologies (FAST\u201919)","author":"Zheng Shengan","year":"2019","unstructured":"Shengan Zheng, Morteza Hoseinzadeh, and Steven Swanson. 2019. Ziggurat: A tiered file system for \\(\\lbrace\\) Non-Volatile \\(\\rbrace\\) main memories and disks. In Proceedings of the 17th USENIX Conference on File and Storage Technologies (FAST\u201919). 207\u2013219."},{"key":"e_1_3_2_69_2","doi-asserted-by":"publisher","DOI":"10.1145\/3580280"},{"key":"e_1_3_2_70_2","doi-asserted-by":"publisher","DOI":"10.14778\/3648160.3648185"},{"key":"e_1_3_2_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE55515.2023.00089"},{"key":"e_1_3_2_72_2","first-page":"179","volume-title":"Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201922)","author":"Zhou Diyu","year":"2022","unstructured":"Diyu Zhou, Yuchen Qian, Vishal Gupta, Zhifei Yang, Changwoo Min, and Sanidhya Kashyap. 2022. \\(\\lbrace\\) ODINFS \\(\\rbrace\\) : Scaling \\(\\lbrace\\) PM \\(\\rbrace\\) performance with opportunistic delegation. In Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201922). 179\u2013193."},{"key":"e_1_3_2_73_2","doi-asserted-by":"publisher","DOI":"10.1145\/3627703.3629586"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3719656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T10:18:19Z","timestamp":1751365099000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3719656"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,28]]},"references-count":72,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,6,30]]}},"alternative-id":["10.1145\/3719656"],"URL":"https:\/\/doi.org\/10.1145\/3719656","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,28]]},"assertion":[{"value":"2024-08-28","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-02-06","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-06-28","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}