{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:34:08Z","timestamp":1763458448383,"version":"3.41.2"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","funder":[{"name":"German Federal Ministry of Education and Research (BMBF, Scale4Edge)","award":["16ME0122K"],"award-info":[{"award-number":["16ME0122K"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,21]]},"DOI":"10.1145\/3721848.3721852","type":"proceedings-article","created":{"date-parts":[[2025,7,10]],"date-time":"2025-07-10T11:41:32Z","timestamp":1752147692000},"page":"24-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Execute Your Darlings: Dynamic Execution of High-Level Formal Specifications for Validation and Early Prototyping"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-3615-9382","authenticated-orcid":false,"given":"Robert","family":"Kunzelmann","sequence":"first","affiliation":[{"name":"Technical University of Munich, Munich, Germany and Infineon Technologies AG, Neubiberg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0487-2975","authenticated-orcid":false,"given":"Zeyad","family":"Tahoun","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Neubiberg, Germany and Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9362-8096","authenticated-orcid":false,"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Neubiberg, Germany and Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,7,10]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"Alasdair Armstrong Thomas Bauereiss Brian Campbell Alastair Reid Kathryn\u00a0E. Gray Robert\u00a0M. Norton Prashanth Mundkur Mark Wassell Jon French Christopher Pulte Shaked Flur Ian Stark Neel Krishnaswami and Peter Sewell. 2019. ISA semantics for ARMv8-a RISC-v and CHERI-MIPS. Proc. ACM Program. Lang. 3 POPL Article 71 (Jan. 2019) 31\u00a0pages. 10.1145\/3290384","DOI":"10.1145\/3290384"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_3_3_1_4_2","unstructured":"Bluespec Inc.2008. Bluespec SystemVerilog User Guide. https:\/\/web.ece.ucsb.edu\/its\/bluespec\/doc\/BSV\/user-guide.pdf Accessed: 14.11.2024."},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.26204\/KLUEDO\/6640"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753576"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDL56239.2022.9925665"},{"key":"e_1_3_3_1_8_2","unstructured":"Harry Foster. 2022. The 2022 Wilson Research Group Functional Verification Study. https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2022\/10\/24\/part-2-the-2022-wilson-research-group-functional-verification-study\/ Accessed: 18.01.2023."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1007\/b117047"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Bo-Yuan Huang Hongce Zhang Pramod Subramanyan Yakir Vizel Aarti Gupta and Sharad Malik. 2018. Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification. ACM Trans. Des. Autom. Electron. Syst. 24 1 Article 10 (Dec. 2018) 24\u00a0pages. 10.1145\/3282444","DOI":"10.1145\/3282444"},{"key":"e_1_3_3_1_11_2","first-page":"90","volume-title":"2024 27th Workshop on Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV)","author":"Kunzelmann Robert","year":"2024","unstructured":"Robert Kunzelmann, Emil Baerens, Daniel Gerl, Mayuri Bhadra, Niklas Schwarz, and Wolfgang Ecker. 2024. A Universal Specification Methodology for Quality Ensured, Highly Automated Generation of Design Models. In 2024 27th Workshop on Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV). VDE Verlag, Berlin, Germany, 90\u201398. https:\/\/ieeexplore.ieee.org\/document\/10564551"},{"key":"e_1_3_3_1_12_2","first-page":"1","volume-title":"2024 Design and Verification Conference and Exhibition United States (DVCON US)","author":"Kunzelmann Robert","year":"2024","unstructured":"Robert Kunzelmann, Aishwarya Sridhar, Daniel Gerl, Lakshmi\u00a0Vidhath Boga, and Wolfgang Ecker. 2024. Automated Generation of Interval Properties From Trace-Based Function Models. In 2024 Design and Verification Conference and Exhibition United States (DVCON US). Accellera Systems Initiative, 1\u20138. https:\/\/dvcon-proceedings.org\/wp-content\/uploads\/1074.pdf"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.5555\/1998496.1998521"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-88"},{"key":"e_1_3_3_1_15_2","unstructured":"Object Management Group. 2010. The MDA Foundation Model. https:\/\/www.omg.org\/cgi-bin\/doc?ormsc\/10-09-06.pdf Accessed: 22.12.2024."},{"key":"e_1_3_3_1_16_2","unstructured":"Object Management Group. 2014. Model Driven Architecture (MDA) Guide rev. 2.0. https:\/\/www.omg.org\/cgi-bin\/doc?ormsc\/14-06-01.pdf Accessed: 22.12.2024."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1007\/978-3-642-23120-9_6","volume-title":"VLSI-SoC: Technologies for Systems Integration","author":"Oddos Yann","year":"2011","unstructured":"Yann Oddos, Katell Morin-Allory, and Dominique Borrione. 2011. From Assertion-Based Verification to Assertion-Based Synthesis. In VLSI-SoC: Technologies for Systems Integration, J\u00fcrgen Becker, Marcelo Johann, and Ricardo Reis (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 94\u2013117."},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651375"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDL59689.2023.10272224"},{"key":"e_1_3_3_1_20_2","unstructured":"Andrew Waterman. 2024. Spike RISC-V ISA Simulator. https:\/\/github.com\/riscv-software-src\/riscv-isa-sim Accessed: 14.11.2024."},{"key":"e_1_3_3_1_21_2","volume-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191213","author":"Waterman Andrew","year":"2019","unstructured":"Andrew Waterman and Krste Asanovic. 2019. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191213. Technical Report. RISC-V Foundation. https:\/\/riscv.org\/technical\/specifications\/"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712564"}],"event":{"name":"RAPIDO '25: Rapid Simulation and Performance Evaluation for Design","location":"Barcelona Spain","acronym":"RAPIDO '25"},"container-title":["Proceedings of the Rapid Simulation and Performance Evaluation for Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3721848.3721852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,10]],"date-time":"2025-07-10T11:41:45Z","timestamp":1752147705000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3721848.3721852"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,21]]},"references-count":21,"alternative-id":["10.1145\/3721848.3721852","10.1145\/3721848"],"URL":"https:\/\/doi.org\/10.1145\/3721848.3721852","relation":{},"subject":[],"published":{"date-parts":[[2025,1,21]]},"assertion":[{"value":"2025-07-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}