{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T13:10:07Z","timestamp":1751375407283,"version":"3.41.0"},"reference-count":74,"publisher":"Association for Computing Machinery (ACM)","issue":"2","funder":[{"name":"National Key Research and Development Program of China","award":["2023YFB4502100"],"award-info":[{"award-number":["2023YFB4502100"]}]},{"DOI":"10.13039\/501100020771","name":"Young Scientists Fund of the National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62302182, and 62302179"],"award-info":[{"award-number":["62302182, and 62302179"]}],"id":[{"id":"10.13039\/501100020771","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61832007, 61821003, and 62172178"],"award-info":[{"award-number":["61832007, 61821003, and 62172178"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Cross-Research Support Program of Huazhong University of Science and Technology","award":["2023CJYJ042"],"award-info":[{"award-number":["2023CJYJ042"]}]},{"name":"Open Project of Key Laboratory of Cyberspace Security Defense","award":["2024-ZD-02"],"award-info":[{"award-number":["2024-ZD-02"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2025,6,30]]},"abstract":"<jats:p>Securing systems\u2019 main memory is important for building trusted data centers. To ensure memory security, encryption and integrity verification techniques update the security metadata (e.g., encryption counters and integrity trees) during memory data writes. Existing studies are optimistic about the effect of data writes on system performance since they regard all data writes as background operations. However, we show that security metadata updates significantly increase data write latency. High-latency data writes frequently fill up write buffers in the system, forcing the system to perform the writes in the critical path. As a result, performance-critical data reads need to wait for the execution of these writes, which increases data read latency and degrades system performance.<\/jats:p>\n          <jats:p>In this article, we propose SEED that improves the performance of secure memory systems by speculatively updating security metadata in the background before data writes arrive. To enable speculative updates, SEED predicts which dirty cache lines will be written to memory through natural evictions. We find that cache evictions depend on multiple factors. To decouple the dependencies for accurate predictions, we devise a two-step eviction prediction method based on our observation that the next eviction victim rarely changes in a set. The first step predicts which cache sets will evict cache lines, whereas the second step predicts which cache lines will be evicted by finding the next eviction victims in the sets. For predicted evictions, we develop a speculative updater to perform speculative updates. We analyze the invariants that must be followed by the updater to ensure the correctness of speculative updates. The updater rolls back the speculatively updated security metadata of inaccurate predictions. To reduce the rollback overhead, we devise a rollback batching and an update pausing optimization for the updater. Experimental results show that SEED reduces data write latency by 39.8%, data read latency by 44.9%, and improves performance by 40.0% on average compared with the state-of-the-art secure memory design.<\/jats:p>","DOI":"10.1145\/3722111","type":"journal-article","created":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T11:14:16Z","timestamp":1741346056000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SEED: Speculative Security Metadata Updates for Low-Latency Secure Memory"],"prefix":"10.1145","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3571-1702","authenticated-orcid":false,"given":"Xueliang","family":"Wei","sequence":"first","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology","place":["Wuhan, China"]},{"name":"Key Laboratory of Cyberspace Security Defense, Institute of Information Engineering, Chinese Academy of Sciences","place":["Wuhan, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4674-6006","authenticated-orcid":false,"given":"Dan","family":"Feng","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Techonolgy","place":["Wuhan, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8834-4953","authenticated-orcid":false,"given":"Wei","family":"Tong","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Techonolgy","place":["Wuhan, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5828-8399","authenticated-orcid":false,"given":"Bing","family":"Wu","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology","place":["Wuhan, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0955-0901","authenticated-orcid":false,"given":"Xu","family":"Jiang","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Techonolgy","place":["Wuhan, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,7]]},"reference":[{"key":"e_1_3_2_2_2","unstructured":"Compute Express Link. 2024. About CXL. Retrieved March 11 2025 from https:\/\/computeexpresslink.org\/about-cxl\/"},{"key":"e_1_3_2_3_2","unstructured":"AMD. 2024. AMD Secure Encrypted Virtualization (SEV). Retrieved March 11 2025 from https:\/\/www.amd.com\/en\/developer\/sev.html"},{"key":"e_1_3_2_4_2","unstructured":"Arm. 2024. Arm Confidential Compute Architecture. Retrieved March 11 2025 from https:\/\/www.arm.com\/en\/architecture\/security-features\/arm-confidential-compute-architecture"},{"key":"e_1_3_2_5_2","unstructured":"Intel. 2024. Intel Software Guard Extensions (Intel SGX). Retrieved March 11 2025 from https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/accelerator-engines\/software-guard-extensions.html"},{"key":"e_1_3_2_6_2","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1145\/3470496.3527399","volume-title":"Proceedings of the 49th Annual International Symposium on Computer Architecture","author":"Abulila Ahmed","year":"2022","unstructured":"Ahmed Abulila, Izzat El Hajj, Myoungsoo Jung, and Nam Sung Kim. 2022. ASAP: Architecture support for asynchronous persistence. In Proceedings of the 49th Annual International Symposium on Computer Architecture. 306\u2013319."},{"key":"e_1_3_2_7_2","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1109\/ISCA.2018.00044","volume-title":"Proceedings of the 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA \u201918)","author":"Alshboul Mohammad","year":"2018","unstructured":"Mohammad Alshboul, James Tuck, and Yan Solihin. 2018. Lazy persistency: A high-performing and write-efficient software persistency technique. In Proceedings of the 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA \u201918). 439\u2013451."},{"key":"e_1_3_2_8_2","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1145\/3307650.3322250","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture (ISCA \u201919)","author":"Awad Amro","year":"2019","unstructured":"Amro Awad, Mao Ye, Yan Solihin, Laurent Njilla, and Kazi Abu Zubair. 2019. Triad-NVM: Persistency for integrity-protected and encrypted non-volatile memories. In Proceedings of the 46th International Symposium on Computer Architecture (ISCA \u201919). 104\u2013115."},{"key":"e_1_3_2_9_2","first-page":"131","volume-title":"Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA \u201918)","author":"Bakhshalipour Mohammad","year":"2018","unstructured":"Mohammad Bakhshalipour, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. 2018. Domino temporal data prefetcher. In Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA \u201918). 131\u2013142."},{"key":"e_1_3_2_10_2","first-page":"399","volume-title":"Proceedings of the 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA \u201919)","author":"Bakhshalipour Mohammad","year":"2019","unstructured":"Mohammad Bakhshalipour, Mehran Shakerinava, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. 2019. Bingo spatial data prefetcher. In Proceedings of the 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA \u201919). 399\u2013411."},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480114"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_13_2","first-page":"1","volume-title":"Proceedings of the 2011 International Conference for High Performance Computing, Networking, Storage, and Analysis (SC \u201911)","author":"Carlson Trevor E.","year":"2011","unstructured":"Trevor E. Carlson, Wim Heirman, and Lieven Eeckhout. 2011. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In Proceedings of the 2011 International Conference for High Performance Computing, Networking, Storage, and Analysis (SC \u201911). 1\u201312."},{"issue":"1","key":"e_1_3_2_14_2","article-title":"Adaptive burst-writes (ABW): Memory requests scheduling to reduce write-induced interference","volume":"21","author":"Cheng Hsiang-Yun","year":"2015","unstructured":"Hsiang-Yun Cheng, Mary Jane Irwin, and Yuan Xie. 2015. Adaptive burst-writes (ABW): Memory requests scheduling to reduce write-induced interference. ACM Transactions on Design Automation of Electronic Systems 21, 1 (2015), Article 7, 26 pages.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.32"},{"key":"e_1_3_2_16_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-981-15-4095-0","volume-title":"Deep Reinforcement Learning: Fundamentals, Research, and Applications","author":"Dong Hao","year":"2020","unstructured":"Hao Dong, Zihan Ding, Shanghang Zhang, Hang Yuan, Hongming Zhang, Jingqing Zhang, Yanhua Huang, Tianyang Yu, Huaqing Zhang, and Ruitong Huang. 2020. Deep Reinforcement Learning: Fundamentals, Research, and Applications. Springer Nature."},{"key":"e_1_3_2_17_2","first-page":"977","volume-title":"Proceedings of the 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201923)","author":"Du Chunfeng","year":"2023","unstructured":"Chunfeng Du, Suzhen Wu, Jiapeng Wu, Bo Mao, and Shengzhe Wang. 2023. ESD: An ECC-assisted and selective deduplication for encrypted non-volatile main memory. In Proceedings of the 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201923). 977\u2013990."},{"key":"e_1_3_2_18_2","first-page":"322","volume-title":"Proceedings of the 2022 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS \u201922)","author":"Eyerman Stijn","year":"2022","unstructured":"Stijn Eyerman, Wim Heirman, and Ibrahim Hur. 2022. DRAM bandwidth and latency stacks: Visualizing DRAM bottlenecks. In Proceedings of the 2022 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS \u201922). 322\u2013331."},{"key":"e_1_3_2_19_2","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MICRO50266.2020.00015","volume-title":"Proceedings of the 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201920)","author":"Freij Alexander","year":"2020","unstructured":"Alexander Freij, Shougang Yuan, Huiyang Zhou, and Yan Solihin. 2020. Persist level parallelism: Streamlining integrity tree updates for secure persistent memory. In Proceedings of the 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201920). 14\u201327."},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480067"},{"key":"e_1_3_2_21_2","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/HPCA56546.2023.10071082","volume-title":"Proceedings of the 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201923)","author":"Freij Alexander","year":"2023","unstructured":"Alexander Freij, Huiyang Zhou, and Yan Solihin. 2023. SecPB: Architectures for secure non-volatile memory with battery-backed persist buffers. In Proceedings of the 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201923). 677\u2013690."},{"key":"e_1_3_2_22_2","first-page":"652","volume-title":"Proceedings of the 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA \u201920)","author":"Gogte Vaibhav","year":"2020","unstructured":"Vaibhav Gogte, William Wang, Stephan Diestelhorst, Peter M. Chen, Satish Narayanasamy, and Thomas F. Wenisch. 2020. Relaxed persist ordering using strand persistency. In Proceedings of the 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA \u201920). 652\u2013665."},{"key":"e_1_3_2_23_2","first-page":"287","volume-title":"Proceedings of the 2022 USENIX Annual Technical Conference (USENIX ATC \u201922)","author":"Gouk Donghyun","year":"2022","unstructured":"Donghyun Gouk, Sangwon Lee, Miryeong Kwon, and Myoungsoo Jung. 2022. Direct access, high-performance memory disaggregation with DirectCXL. In Proceedings of the 2022 USENIX Annual Technical Conference (USENIX ATC \u201922). 287\u2013294."},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480118"},{"key":"e_1_3_2_25_2","first-page":"1255","volume-title":"Proceedings of the 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201922)","author":"Han Xijing","year":"2022","unstructured":"Xijing Han, James Tuck, and Amro Awad. 2022. Horus: Persistent security for extended persistence-domain memory systems. In Proceedings of the 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201922). 1255\u20131269."},{"key":"e_1_3_2_26_2","first-page":"94","volume-title":"Proceedings of the 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201923)","author":"Han Xijing","year":"2023","unstructured":"Xijing Han, James Tuck, and Amro Awad. 2023. Thoth: Bridging the gap between persistently secure memories and memory interfaces of emerging NVMs. In Proceedings of the 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201923). 94\u2013107."},{"key":"e_1_3_2_27_2","first-page":"201","volume-title":"Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS \u201914)","author":"Hansson Andreas","year":"2014","unstructured":"Andreas Hansson, Neha Agarwal, Aasheesh Kolli, Thomas Wenisch, and Aniruddha N. Udipi. 2014. Simulating DRAM controllers for future system architecture exploration. In Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS \u201914). 201\u2013210."},{"key":"e_1_3_2_28_2","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1109\/HPCA51647.2021.00038","volume-title":"Proceedings of the 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201921)","author":"Huang Jianming","year":"2021","unstructured":"Jianming Huang and Yu Hua. 2021. A write-friendly and fast-recovery scheme for security metadata in non-volatile memories. In Proceedings of the 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201921). 359\u2013370."},{"key":"e_1_3_2_29_2","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/HPCA56546.2023.10071003","volume-title":"Proceedings of the 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201923)","author":"Huang Jianming","year":"2023","unstructured":"Jianming Huang and Yu Hua. 2023. Root crash consistency of SGX-style integrity trees in secure non-volatile memory systems. In Proceedings of the 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201923). 152\u2013164."},{"key":"e_1_3_2_30_2","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1145\/1815961.1816015","volume-title":"Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA \u201910)","author":"Huang Ruirui","year":"2010","unstructured":"Ruirui Huang and G. Edward Suh. 2010. IVEC: Off-chip memory integrity protection for both security and reliability. In Proceedings of the 37th Annual International Symposium on Computer Architecture (ISCA \u201910). 395\u2013406."},{"key":"e_1_3_2_31_2","unstructured":"Intel. 2021. eADR: New Opportunities for Persistent Memory Applications. Retrieved March 11 2025 from https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/eadr-new-opportunities-for-persistent-memory-applications.html"},{"key":"e_1_3_2_32_2","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/ISCA.2008.21","volume-title":"Proceedings of the 2008 International Symposium on Computer Architecture","author":"Ipek Engin","year":"2008","unstructured":"Engin Ipek, Onur Mutlu, Jos\u00e9 F. Mart\u00ednez, and Rich Caruana. 2008. Self-optimizing memory controllers: A reinforcement learning approach. In Proceedings of the 2008 International Symposium on Computer Architecture. 39\u201350."},{"key":"e_1_3_2_33_2","first-page":"437","volume-title":"Proceedings of the 2022 USENIX Annual Technical Conference (USENIX ATC \u201922)","author":"Jia Yuekai","year":"2022","unstructured":"Yuekai Jia, Shuang Liu, Wenhao Wang, Yu Chen, Zhengde Zhai, Shoumeng Yan, and Zhengyu He. 2022. HyperEnclave: An open and cross-platform trusted execution environment. In Proceedings of the 2022 USENIX Annual Technical Conference (USENIX ATC \u201922). 437\u2013454."},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3538643.3539745"},{"key":"e_1_3_2_35_2","first-page":"11","volume-title":"Proceedings of the 33rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201916)","author":"Lee Hsien-Hsin S.","year":"2000","unstructured":"Hsien-Hsin S. Lee, Gary S. Tyson, and Matthew K. Farrens. 2000. Eager writeback\u2014A technique for improving bandwidth utilization. In Proceedings of the 33rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201916). 11\u201321."},{"key":"e_1_3_2_36_2","first-page":"1","volume-title":"Proceedings of the 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201916)","author":"Lehman Tamara Silbergleit","year":"2016","unstructured":"Tamara Silbergleit Lehman, Andrew D. Hilton, and Benjamin C. Lee. 2016. PoisonIvy: Safe speculation for secure memory. In Proceedings of the 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201916). 1\u201313."},{"key":"e_1_3_2_37_2","first-page":"Article 7, 10 p","volume-title":"Proceedings of the 50th International Conference on Parallel Processing (ICPP \u201921)","author":"Lei Mengya","year":"2021","unstructured":"Mengya Lei, Fang Wang, Dan Feng, Fan Li, and Xueliang Wei. 2021. Crash-consistency-aware encryption for non-volatile memories. In Proceedings of the 50th International Conference on Parallel Processing (ICPP \u201921). Article 7, 10 pages."},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.5555\/3524938.3525517"},{"key":"e_1_3_2_39_2","first-page":"310","volume-title":"Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA \u201918)","author":"Liu Sihang","year":"2018","unstructured":"Sihang Liu, Aasheesh Kolli, Jinglei Ren, and Samira Khan. 2018. Crash consistency in encrypted non-volatile main memory systems. In Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA \u201918). 310\u2013323."},{"key":"e_1_3_2_40_2","first-page":"143","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture (ISCA \u201919)","author":"Liu Sihang","year":"2019","unstructured":"Sihang Liu, Korakit Seemakhupt, Gennady Pekhimenko, Aasheesh Kolli, and Samira Khan. 2019. Janus: Optimizing memory and storage support for non-volatile memory systems. In Proceedings of the 46th International Symposium on Computer Architecture (ISCA \u201919). 143\u2013156."},{"key":"e_1_3_2_41_2","first-page":"71","volume-title":"Proceedings of the 22nd USENIX Conference on File and Storage Technologies (FAST \u201924)","author":"Liu Yubo","year":"2024","unstructured":"Yubo Liu, Yuxin Ren, Mingrui Liu, Hongbo Li, Hanjun Guo, Xie Miao, Xinwei Hu, and Haibo Chen. 2024. Optimizing file systems on heterogeneous memory by integrating DRAM cache with virtual memory management. In Proceedings of the 22nd USENIX Conference on File and Storage Technologies (FAST \u201924). 71\u201387."},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_43_2","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/PACT52795.2021.00025","volume-title":"Proceedings of the 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT \u201921)","author":"Mahar Suyash","year":"2021","unstructured":"Suyash Mahar, Sihang Liu, Korakit Seemakhupt, Vinson Young, and Samira Khan. 2021. Write prediction for persistent memory systems. In Proceedings of the 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT \u201921). 242\u2013257."},{"key":"e_1_3_2_44_2","first-page":"401","volume-title":"Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Narayanan Dushyanth","year":"2012","unstructured":"Dushyanth Narayanan and Orion Hodson. 2012. Whole-system persistence. In Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems. 401\u2013410."},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749473"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665712"},{"key":"e_1_3_2_47_2","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/SP.2018.00025","volume-title":"Proceedings of the 2018 IEEE Symposium on Security and Privacy (SP \u201918)","author":"Priebe Christian","year":"2018","unstructured":"Christian Priebe, Kapil Vaswani, and Manuel Costa. 2018. EnclaveDB: A secure database using SGX. In Proceedings of the 2018 IEEE Symposium on Security and Privacy (SP \u201918). 264\u2013278."},{"key":"e_1_3_2_48_2","first-page":"1","volume-title":"Proceedings of the 54th Annual Design Automation Conference 2017","author":"Rakshit Joydeep","year":"2017","unstructured":"Joydeep Rakshit and Kartik Mohanram. 2017. ASSURE: Authentication scheme for SecURE energy efficient non-volatile memories. In Proceedings of the 54th Annual Design Automation Conference 2017. 1\u20136."},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.44"},{"key":"e_1_3_2_51_2","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1109\/MICRO.2018.00041","volume-title":"Proceedings of the 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918)","author":"Saileshwar Gururaj","year":"2018","unstructured":"Gururaj Saileshwar, Prashant J. Nair, Prakash Ramrakhyani, Wendy Elsasser, Jose A. Joao, and Moinuddin K. Qureshi. 2018. Morphable counters: Enabling compact integrity trees for low-overhead secure memories. In Proceedings of the 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918). 416\u2013427."},{"key":"e_1_3_2_52_2","first-page":"454","volume-title":"Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA \u201918)","author":"Saileshwar Gururaj","year":"2018","unstructured":"Gururaj Saileshwar, Prashant J. Nair, Prakash Ramrakhyani, Wendy Elsasser, and Moinuddin K. Qureshi. 2018. SYNERGY: Rethinking secure-memory design for error-correcting memories. In Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA \u201918). 454\u2013465."},{"key":"e_1_3_2_53_2","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1109\/HPCA51647.2021.00033","volume-title":"Proceedings of the 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201921)","author":"Sethumurugan Subhash","year":"2021","unstructured":"Subhash Sethumurugan, Jieming Yin, and John Sartori. 2021. Designing a cost-effective cache replacement policy using machine learning. In Proceedings of the 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201921). 291\u2013303."},{"key":"e_1_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.30"},{"key":"e_1_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446752"},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.102"},{"key":"e_1_3_2_57_2","first-page":"665","volume-title":"Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS \u201918)","author":"Taassori Meysam","year":"2018","unstructured":"Meysam Taassori, Ali Shafiee, and Rajeev Balasubramonian. 2018. VAULT: Reducing paging overheads in SGX with efficient integrity verification structures. In Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS \u201918). 665\u2013678."},{"key":"e_1_3_2_58_2","first-page":"1","volume-title":"Proceedings of the 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201916)","author":"Teran Elvira","year":"2016","unstructured":"Elvira Teran, Zhe Wang, and Daniel A. Jim\u00e9nez. 2016. Perceptron learning for reuse prediction. In Proceedings of the 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201916). 1\u201312."},{"key":"e_1_3_2_59_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE International Conference on Cluster Computing (CLUSTER \u201919)","author":"Thonglek Kundjanasith","year":"2019","unstructured":"Kundjanasith Thonglek, Kohei Ichikawa, Keichi Takahashi, Hajimu Iida, and Chawanat Nakasan. 2019. Improving resource utilization in data centers using an LSTM-based prediction model. In Proceedings of the 2019 IEEE International Conference on Cluster Computing (CLUSTER \u201919). 1\u20138."},{"key":"e_1_3_2_60_2","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1145\/3470496.3527378","volume-title":"Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA \u201922)","author":"Umar Muhammad","year":"2022","unstructured":"Muhammad Umar, Weizhe Hua, Zhiru Zhang, and G. Edward Suh. 2022. SoftVN: Efficient memory protection via software-provided version numbers. In Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA \u201922). 160\u2013172."},{"key":"e_1_3_2_61_2","first-page":"93","volume-title":"Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201921)","author":"Wang Qing","year":"2021","unstructured":"Qing Wang, Youyou Lu, Junru Li, and Jiwu Shu. 2021. Nap: A black-box approach to NUMA-aware persistent memory indexes. In Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI \u201921). 93\u2013111."},{"key":"e_1_3_2_62_2","doi-asserted-by":"crossref","first-page":"724","DOI":"10.1109\/ISCA59077.2024.00058","volume-title":"Proceedings of the 2024 ACM\/IEEE 51st Annual International Symposium on Computer Architecture (ISCA \u201924)","author":"Wang Xin","year":"2024","unstructured":"Xin Wang, Jagadish Kotra, Alex Jones, Wenjie Xiong, and Xun Jian. 2024. Counter-light memory encryption. In Proceedings of the 2024 ACM\/IEEE 51st Annual International Symposium on Computer Architecture (ISCA \u201924). 724\u2013738."},{"key":"e_1_3_2_63_2","doi-asserted-by":"crossref","first-page":"693","DOI":"10.1109\/MICRO56248.2022.00054","volume-title":"Proceedings of the 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201922)","author":"Wang Xin","year":"2022","unstructured":"Xin Wang, Jagadish B. Kotra, and Xun Jian. 2022. Eager memory cryptography in caches. In Proceedings of the 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201922). 693\u2013709."},{"key":"e_1_3_2_64_2","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/MICRO56248.2022.00055","volume-title":"Proceedings of the 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201922)","author":"Wang Xin","year":"2022","unstructured":"Xin Wang, Daulet Talapkaliyev, Matthew Hicks, and Xun Jian. 2022. Self-reinforcing memoization for cryptography calculations in secure memory systems. In Proceedings of the 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201922). 678\u2013692."},{"key":"e_1_3_2_65_2","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/ISCA.2012.6237027","volume-title":"Proceedings of the 2012 39th Annual International Symposium on Computer Architecture (ISCA \u201912)","author":"Wang Zhe","year":"2012","unstructured":"Zhe Wang, Samira M. Khan, and Daniel A. Jim\u00e9nez. 2012. Improving writeback efficiency with decoupled last-write prediction. In Proceedings of the 2012 39th Annual International Symposium on Computer Architecture (ISCA \u201912). 309\u2013320."},{"key":"e_1_3_2_66_2","first-page":"610","volume-title":"Proceedings of the 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA \u201920)","author":"Wei Xueliang","year":"2020","unstructured":"Xueliang Wei, Dan Feng, Wei Tong, Jingning Liu, and Liuqing Ye. 2020. MorLog: Morphable hardware logging for atomic persistence in non-volatile main memory. In Proceedings of the 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA \u201920). 610\u2013623."},{"key":"e_1_3_2_67_2","first-page":"218","volume-title":"Proceedings of the 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201924)","author":"Xu Yuanchao","year":"2024","unstructured":"Yuanchao Xu, James Pangia, Chencheng Ye, Yan Solihin, and Xipeng Shen. 2024. Data enclave: A data-centric trusted execution environment. In Proceedings of the 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA \u201924). 218\u2013232."},{"key":"e_1_3_2_68_2","first-page":"987","volume-title":"Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Xu Yuanchao","year":"2020","unstructured":"Yuanchao Xu, Yan Solihin, and Xipeng Shen. 2020. MERR: Improving security of persistent memory objects via efficient memory exposure reduction and randomization. In Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems. 987\u20131000."},{"key":"e_1_3_2_69_2","first-page":"1","volume-title":"Proceedings of the 2019 56th ACM\/IEEE Design Automation Conference (DAC \u201919)","author":"Yang Fan","year":"2019","unstructured":"Fan Yang, Youyou Lu, Youmin Chen, Haiyu Mao, and Jiwu Shu. 2019. No compromises: Secure NVM with crash consistency, write-efficiency and high-performance. In Proceedings of the 2019 56th ACM\/IEEE Design Automation Conference (DAC \u201919). 1\u20136."},{"key":"e_1_3_2_70_2","first-page":"601","volume-title":"Proceedings of the 2023 USENIX Annual Technical Conference (USENIX ATC \u201923)","author":"Yang Shao-Peng","year":"2023","unstructured":"Shao-Peng Yang, Minjae Kim, Sanghyun Nam, Juhyung Park, Jin-Yong Choi, Eyee Hyun Nam, Eunji Lee, Sungjin Lee, and Bryan S. Kim. 2023. Overcoming the memory wall with CXL-enabled SSDs. In Proceedings of the 2023 USENIX Annual Technical Conference (USENIX ATC \u201923). 601\u2013617."},{"key":"e_1_3_2_71_2","first-page":"403","volume-title":"Proceedings of the 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918)","author":"Ye Mao","year":"2018","unstructured":"Mao Ye, Clayton Hughes, and Amro Awad. 2018. Osiris: A low-cost mechanism to enable restoration of secure non-volatile memories. In Proceedings of the 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918). 403\u2013415."},{"key":"e_1_3_2_72_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530537"},{"key":"e_1_3_2_73_2","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1145\/3307650.3322252","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture (ISCA \u201919)","author":"Zubair Kazi Abu","year":"2019","unstructured":"Kazi Abu Zubair and Amro Awad. 2019. Anubis: Ultra-low overhead and recovery time for secure non-volatile memories. In Proceedings of the 46th International Symposium on Computer Architecture (ISCA \u201919). 157\u2013168."},{"key":"e_1_3_2_74_2","first-page":"479","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201919)","author":"Zuo Pengfei","year":"2019","unstructured":"Pengfei Zuo, Yu Hua, and Yuan Xie. 2019. SuperMem: Enabling application-transparent secure persistent memory with low overheads. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201919). 479\u2013492."},{"key":"e_1_3_2_75_2","first-page":"442","volume-title":"Proceedings of the 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918)","author":"Zuo Pengfei","year":"2018","unstructured":"Pengfei Zuo, Yu Hua, Ming Zhao, Wen Zhou, and Yuncheng Guo. 2018. Improving the performance and endurance of encrypted non-volatile main memory through deduplicating writes. In Proceedings of the 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO \u201918). 442\u2013454."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3722111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T12:32:30Z","timestamp":1751373150000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3722111"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,30]]},"references-count":74,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,6,30]]}},"alternative-id":["10.1145\/3722111"],"URL":"https:\/\/doi.org\/10.1145\/3722111","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2025,6,30]]},"assertion":[{"value":"2024-08-02","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-02-22","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-07-01","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}