{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T01:34:43Z","timestamp":1783647283068,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":263,"publisher":"ACM","funder":[{"name":"CCF","award":["2529764,2425399,2529763"],"award-info":[{"award-number":["2529764,2425399,2529763"]}]},{"name":"Hans Fischer Senior Fellowship at the Technical University of Munich"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756022","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"975-994","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3310-4423","authenticated-orcid":false,"given":"Ismail Emir","family":"Yuksel","sequence":"first","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5333-5726","authenticated-orcid":false,"given":"Ataberk","family":"Olgun","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2718-0297","authenticated-orcid":false,"given":"Nisa","family":"Bostanci","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0849-8724","authenticated-orcid":false,"given":"Haocong","family":"Luo","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9333-6077","authenticated-orcid":false,"given":"Abdullah Giray","family":"Yaglikci","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland and CISPA, Saarbr\u00fccken, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_2_2_2","volume-title":"ECC Brings Reliability and Power Efficiency to Mobile Devices","year":"2017","unstructured":"2017. ECC Brings Reliability and Power Efficiency to Mobile Devices. Technical Report. Micron Technology inc."},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951730"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00085"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN53405.2022.00024"},{"key":"e_1_3_3_2_6_2","unstructured":"Apple Inc.2015. About the Security Content of Mac EFI Security Update 2015-001. https:\/\/support.apple.com\/en-us\/HT204934. June 2015."},{"key":"e_1_3_3_2_7_2","unstructured":"JEDEC Solid State\u00a0Technology Association et\u00a0al. 2012. DDR3 SDRAM Standard. JEDEC Standard79-3F (2012) 226."},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872390"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"Hakan Aydin and Ahmet Sertba\u015f. 2022. Cyber Security in Industrial Control Systems (ICS): A Survey of RowHammer Vulnerability. Applied Computer Science (2022).","DOI":"10.35784\/acs-2022-15"},{"key":"e_1_3_3_2_10_2","unstructured":"Seungjae Baek Sangyeun Cho and Rami Melhem. 2014. Refresh Now and Then. TC (2014)."},{"key":"e_1_3_3_2_11_2","unstructured":"K.S. Bains et\u00a0al. 2014. Row Hammer Refresh Command. US Patent App.\u00a013\/539 415."},{"key":"e_1_3_3_2_12_2","unstructured":"K. Bains et\u00a0al. 2014. Row Hammer Refresh Command. US Patent App.\u00a014\/068 677."},{"key":"e_1_3_3_2_13_2","unstructured":"K.S. Bains et\u00a0al. 2015. Method Apparatus and System for Providing a Memory Refresh. US Patent: 9 030 903."},{"key":"e_1_3_3_2_14_2","unstructured":"K.S. Bains and J.B. Halbert. 2014. Distributed Row Hammer Tracking. US Patent App. 13\/631 781."},{"key":"e_1_3_3_2_15_2","unstructured":"Kuljit Bains John Halbert Christopher Mozak Theodore Schoenborn and Zvika Greenfield. 2015. Row Hammer Refresh Command. U.S. Patent 9 117 544."},{"key":"e_1_3_3_2_16_2","unstructured":"Kuljit\u00a0S Bains and John\u00a0B Halbert. 2016. Distributed Row Hammer Tracking. U.S. Patent 9 299 400."},{"key":"e_1_3_3_2_17_2","unstructured":"Kuljit\u00a0S Bains and John\u00a0B Halbert. 2016. Row Hammer Monitoring Based on Stored Row Hammer Threshold Value. US Patent: 10 083 737. U.S. Patent 9 384 821."},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2018.8494868"},{"key":"e_1_3_3_2_19_2","volume-title":"DRAMSec","author":"Bennett Tanj","year":"2021","unstructured":"Tanj Bennett, Stefan Saroiu, Alec Wolman, and Lucian Cojocar. 2021. Panopticon: A Complete In-DRAM Rowhammer Mitigation. In DRAMSec."},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"crossref","unstructured":"Ishwar Bhati Mu-Tien Chang Zeshan Chishti Shih-Lien Lu and Bruce Jacob. 2015. DRAM Refresh Mechanisms Penalties and Trade-Offs. IEEE TC (2015).","DOI":"10.1109\/TC.2015.2417540"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_29"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-1387-4_6"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"crossref","unstructured":"B Bloom. 1970. Space\/Time Trade-Offs in Hash Coding with Allowable Errors. CACM (1970).","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329827"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1007\/11841036_61"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/3725843.3756029"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00050"},{"key":"e_1_3_3_2_29_2","volume-title":"USENIX Security","author":"Brasser Ferdinand","year":"2017","unstructured":"Ferdinand Brasser, Lucas Davi, David Gens, Christopher Liebchen, and Ahmad-Reza Sadeghi. 2017. Can\u2019t Touch This: Software-Only Mitigation Against Rowhammer Attacks Targeting Kernel Memory. In USENIX Security."},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905022"},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST54066.2022.9840266"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00071"},{"key":"e_1_3_3_2_33_2","unstructured":"O\u011fuzhan Canpolat A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Geraldo\u00a0F Oliveira Ataberk Olgun O\u011fuz Ergin and Onur Mutlu. 2024. Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance. DRAMSec (2024)."},{"key":"e_1_3_3_2_34_2","volume-title":"DSD","author":"Carre Sebastien","year":"2018","unstructured":"Sebastien Carre, Matthieu Desjardins, Adrien Facon, and Sylvain Guilley. 2018. OpenSSL Bellcore\u2019s Protection Helps Fault Attack. In DSD."},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_3_2_38_2","unstructured":"Youngseung Cho Pyeongho Choi Younghwan Hyeon Junhwa Song Yoosang Hwang and Byoungdeog Choi. 2018. Novel Band-to-Band Tunneling Body Contact (BTBC) Structure to Suppress the Floating- Body Effect in a Vertical-Cell DRAM. Electron Device Letters (2018)."},{"key":"e_1_3_3_2_39_2","unstructured":"Youngseung Cho Huijung Kim Kyungho Jung Bongsoo Kim Yoosang Hwang Hyeongsun Hong and Byoungdeog Choi. 2018. Suppression of the Floating-Body Effect of Vertical-Cell DRAM With the Buried Body Engineering Method. TED (2018)."},{"key":"e_1_3_3_2_40_2","volume-title":"ESSDERC","author":"Chung Hyunwoo","year":"2011","unstructured":"Hyunwoo Chung, Huijung Kim, Hyungi Kim, Kanguk Kim, Sua Kim, Ki-Whan Song, Jiyoung Kim, Yong\u00a0Chul Oh, Yoosang Hwang, Hyeongsun Hong, Gyo-Young Jin, and Chilhee Chung. 2011. Novel 4F2 DRAM cell with Vertical Pillar Transistor(VPT). In ESSDERC."},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/872757.872787"},{"key":"e_1_3_3_2_42_2","volume-title":"CCS","author":"Cohen Yaakov","year":"2022","unstructured":"Yaakov Cohen, Kevin\u00a0Sam Tharayil, Arie Haenel, Daniel Genkin, Angelos\u00a0D Keromytis, Yossi Oren, and Yuval Yarom. 2022. HammerScope: Observing DRAM Power Consumption Using Rowhammer. In CCS."},{"key":"e_1_3_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00085"},{"key":"e_1_3_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597663"},{"key":"e_1_3_3_2_46_2","volume-title":"USENIX Security","author":"Ridder Finn de","year":"2021","unstructured":"Finn de Ridder, Pietro Frigo, Emanuele Vannacci, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. 2021. SMASH: Synchronized Many-Sided Rowhammer Attacks from JavaScript. In USENIX Security."},{"key":"e_1_3_3_2_47_2","unstructured":"Timothy\u00a0J Dell. 1997. A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division (1997)."},{"key":"e_1_3_3_2_48_2","unstructured":"Robert\u00a0H. Dennard. 1968. Field-Effect Transistor Memory. U.S. Patent 3 387 286."},{"key":"e_1_3_3_2_49_2","unstructured":"Fabrice Devaux and Renaud Ayrignac. 2021. Method and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect. US Patent: 10 885 966. 10 885 966."},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"crossref","unstructured":"Shuhei Enomoto Hiroki Kuzuno and Hiroshi Yamada. 2022. Efficient Protection Mechanism for CPU Cache Flush Instruction Based Attacks. IEICE TIS (2022).","DOI":"10.1587\/transinf.2022NGP0008"},{"key":"e_1_3_3_2_51_2","unstructured":"Michael\u00a0J Fahr. 2022. The Effects of Side-Channel Attacks on Post-Quantum Cryptography: Influencing FrodoKEM Key Generation Using the Rowhammer Exploit. Ph.\u00a0D. Dissertation. University of Arkansas."},{"key":"e_1_3_3_2_52_2","doi-asserted-by":"crossref","unstructured":"Michael Fahr\u00a0Jr Hunter Kippen Andrew Kwong Thinh Dang Jacob Lichtinger Dana Dachman-Soled Daniel Genkin Alexander Nelson Ray Perlner Arkady Yerukhimovich et\u00a0al. 2022. When Frodo Flips: End-to-End Key Recovery on FrodoKEM via Rowhammer. CCS (2022).","DOI":"10.1145\/3548606.3560673"},{"key":"e_1_3_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00035"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"crossref","unstructured":"Apostolos\u00a0P Fournaris Lidia Pocero\u00a0Fraile and Odysseas Koufopavlou. 2017. Exploiting Hardware Vulnerabilities to Attack Embedded System Devices: A Survey of Potent Microarchitectural Attacks. Electronics (2017).","DOI":"10.3390\/electronics6030052"},{"key":"e_1_3_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"e_1_3_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"e_1_3_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"e_1_3_3_2_58_2","unstructured":"Seong-Lyong Gong. 2018. Memory Protection Techniques for DRAM Scaling-induced Errors. Ph.\u00a0D. Dissertation."},{"key":"e_1_3_3_2_59_2","unstructured":"Zvika Greenfield and Tomer Levy. 2016. Throttling Support for Row-Hammer Counters. U.S. Patent 9 251 885."},{"key":"e_1_3_3_2_60_2","unstructured":"SAFARI\u00a0Research Group. [n. d.]. Ramulator V2.0. https:\/\/github.com\/CMU-SAFARI\/ramulator2."},{"key":"e_1_3_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_3_2_62_2","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice and Stefan Mangard. 2016. Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript. arXiv:1507.06955 [cs.CR].","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_3_2_63_2","doi-asserted-by":"crossref","unstructured":"Richard\u00a0W Hamming. 1950. Error Detecting and Error Correcting Codes. The Bell system technical journal (1950).","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"e_1_3_3_2_64_2","doi-asserted-by":"crossref","unstructured":"Jin Han Jungsik Kim Dafna Beery K\u00a0Deniz Bozdag Peter Cuevas Amitay Levi Irwin Tain Khai Tran Andrew\u00a0J Walker Senthil\u00a0Vadakupudhu Palayam et\u00a0al. 2021. Surround Gate Transistor With Epitaxially Grown Si Pillar and Simulation Study on Soft Error and Rowhammer Tolerance for DRAM. TED (2021).","DOI":"10.1109\/TED.2020.3045966"},{"key":"e_1_3_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00074"},{"key":"e_1_3_3_2_66_2","volume-title":"MICRO","author":"Hassan Hasan","year":"2021","unstructured":"Hasan Hassan, Yahya\u00a0Can Tugrul, Jeremie\u00a0S. Kim, Victor van\u00a0der Veen, Kaveh Razavi, and Onur Mutlu. 2021. Uncovering in-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications. In MICRO."},{"key":"e_1_3_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"e_1_3_3_2_68_2","unstructured":"Wei He Zhi Zhang Yueqiang Cheng Wenhao Wang Wei Song Yansong Gao Qifei Zhang Kang Li Dongxi Liu and Surya Nepal. 2023. WhistleBlower: A System-level Empirical Study on RowHammer. TC (2023)."},{"key":"e_1_3_3_2_69_2","unstructured":"Hewlett-Packard Enterprise. 2015. HP Moonshot Component Pack Version 2015.05.0. http:\/\/h17007.www1.hp.com\/us\/en\/enterprise\/servers\/products\/moonshot\/component-pack\/index.aspx."},{"key":"e_1_3_3_2_70_2","volume-title":"USENIX Security","author":"Hong Sanghyun","year":"2019","unstructured":"Sanghyun Hong, Pietro Frigo, Yi\u011fitcan Kaya, Cristiano Giuffrida, and Tudor Dumitra\u015f. 2019. Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks Under Hardware Fault Attacks. In USENIX Security."},{"key":"e_1_3_3_2_71_2","volume-title":"ISIS","author":"Horiguchi Masashi","year":"1997","unstructured":"Masashi Horiguchi. 1997. Redundancy Techniques for High-Density DRAMs. In ISIS."},{"key":"e_1_3_3_2_72_2","unstructured":"SK Hynix. 2020. 16GB DDR4-2400 RDIMM PC4-19200T-R Dual Rank x4 HMA42GR7AFR4N-UH Module \u2013 Datasheet. https:\/\/pdf1.alldatasheet.com\/datasheet-pdf\/view\/1179068\/HYNIX\/HMA42GR7AFR4N-UH.html."},{"key":"e_1_3_3_2_73_2","unstructured":"Intelligent Memory. 2016. IM ECC DRAM with Integrated Error Correcting Code. https:\/\/www.intelligentmemory.com\/fileadmin\/Editors\/pdf\/PB_IM_ECC_DRAM.pdf."},{"key":"e_1_3_3_2_74_2","unstructured":"Gorka Irazoqui Thomas Eisenbarth and Berk Sunar. 2016. MASCAT: Stopping Microarchitectural Attacks Before Execution. IACR Cryptology (2016)."},{"key":"e_1_3_3_2_75_2","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP53844.2022.00046"},{"key":"e_1_3_3_2_76_2","unstructured":"Kiyoo Itoh. 1977. Semiconductor Memory. US Patent 4 044 340."},{"key":"e_1_3_3_2_77_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04478-0"},{"key":"e_1_3_3_2_78_2","volume-title":"Memory systems: cache, DRAM, disk","author":"Jacob Bruce","year":"2008","unstructured":"Bruce Jacob, Spencer Ng, and David Wang. 2008. Memory systems: cache, DRAM, disk. Morgan Kaufmann."},{"key":"e_1_3_3_2_79_2","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_3_2_80_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"e_1_3_3_2_81_2","volume-title":"JESD79-4C: DDR4 SDRAM Standard","year":"2020","unstructured":"JEDEC. 2020. JESD79-4C: DDR4 SDRAM Standard."},{"key":"e_1_3_3_2_82_2","volume-title":"JESD79-5: DDR5 SDRAM Standard","year":"2020","unstructured":"JEDEC. 2020. JESD79-5: DDR5 SDRAM Standard."},{"key":"e_1_3_3_2_83_2","volume-title":"JESD79-5c: DDR5 SDRAM Standard","year":"2024","unstructured":"JEDEC. 2024. JESD79-5c: DDR5 SDRAM Standard."},{"key":"e_1_3_3_2_84_2","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329811"},{"key":"e_1_3_3_2_85_2","volume-title":"DATE","author":"Joardar Biresh\u00a0Kumar","year":"2022","unstructured":"Biresh\u00a0Kumar Joardar, Tyler\u00a0K Bletsch, and Krishnendu Chakrabarty. 2022. Learning to Mitigate RowHammer Attacks. In DATE."},{"key":"e_1_3_3_2_86_2","doi-asserted-by":"crossref","unstructured":"Biresh\u00a0Kumar Joardar Tyler\u00a0K. Bletsch and Krishnendu Chakrabarty. 2022. Machine Learning-based Rowhammer Mitigation. TCAD (2022).","DOI":"10.7924\/r4hh6p604"},{"key":"e_1_3_3_2_87_2","volume-title":"S&P","author":"Juffinger Jonas","year":"2023","unstructured":"Jonas Juffinger, Lukas Lamster, Andreas Kogler, Maria Eichlseder, Moritz Lipp, and Daniel Gruss. 2023. CSI: Rowhammer\u2013Cryptographic Security and Integrity against Rowhammer. In S&P."},{"key":"e_1_3_3_2_88_2","doi-asserted-by":"crossref","unstructured":"Matthias Jung Deepak\u00a0M Mathew Carl\u00a0C Rheinl\u00e4nder Christian Weis and Norbert Wehn. 2017. A Platform to Analyze DDR3 DRAM\u2019s Power and Retention Time. IEEE Design & Test (2017).","DOI":"10.1109\/MDAT.2017.2705144"},{"key":"e_1_3_3_2_89_2","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818964"},{"key":"e_1_3_3_2_90_2","doi-asserted-by":"crossref","unstructured":"Ingab Kang Eojin Lee and Jung\u00a0Ho Ahn. 2020. CAT-TWO: Counter-Based Adaptive Tree Time Window Optimized for DRAM Row-Hammer Prevention. IEEE Access (2020).","DOI":"10.1109\/ACCESS.2020.2967217"},{"key":"e_1_3_3_2_91_2","volume-title":"The Memory Forum","author":"Kang Uksong","year":"2014","unstructured":"Uksong Kang, Hak-Soo Yu, Churoo Park, Hongzhong Zheng, John Halbert, Kuljit Bains, S Jang, and Joo\u00a0Sun Choi. 2014. Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling. In The Memory Forum."},{"key":"e_1_3_3_2_92_2","volume-title":"CASES","author":"Kaur Anandpreet","year":"2022","unstructured":"Anandpreet Kaur, Pravin Srivastav, and Bibhas Ghoshal. 2022. Work-in-Progress: DRAM-MaUT: DRAM Address Mapping Unveiling Tool for ARM Devices. In CASES."},{"key":"e_1_3_3_2_93_2","volume-title":"DRAM Circuit Design. Fundamental and High-Speed Topics","author":"Keeth Brent","year":"2007","unstructured":"Brent Keeth et\u00a0al. 2007. DRAM Circuit Design. Fundamental and High-Speed Topics. Wiley-IEEE Press."},{"key":"e_1_3_3_2_94_2","volume-title":"DRAM Circuit Design: A Tutorial","author":"Keeth B.","year":"2001","unstructured":"B. Keeth and R.J. Baker. 2001. DRAM Circuit Design: A Tutorial. John Wiley & Sons."},{"key":"e_1_3_3_2_95_2","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_3_3_2_96_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"e_1_3_3_2_97_2","unstructured":"Samira Khan Chris Wilkerson Donghyuk Lee Alaa\u00a0R Alameldeen and Onur Mutlu. 2016. A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM. CAL (2016)."},{"key":"e_1_3_3_2_98_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_3_3_2_99_2","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607081"},{"key":"e_1_3_3_2_100_2","unstructured":"Dae-Hyun Kim Prashant\u00a0J Nair and Moinuddin\u00a0K Qureshi. 2014. Architectural Support for Mitigating Row Hammering in DRAM Memories. CAL (2014)."},{"key":"e_1_3_3_2_101_2","unstructured":"Dae-Hyun Kim Prashant\u00a0J Nair and Moinuddin\u00a0K Qureshi. 2015. Architectural Support for Mitigating Row Hammering in DRAM Memories. CAL (2015)."},{"key":"e_1_3_3_2_102_2","volume-title":"ISCA","author":"Kim Jeremie\u00a0S.","year":"2020","unstructured":"Jeremie\u00a0S. Kim, Minesh Patel, Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu. 2020. Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques. In ISCA."},{"key":"e_1_3_3_2_103_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00088"},{"key":"e_1_3_3_2_104_2","volume-title":"ISCA","author":"Kim Y.","year":"2014","unstructured":"Y. Kim, R. Daly, J. Kim, C. Fallin, J.\u00a0H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu. 2014. Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors. In ISCA."},{"key":"e_1_3_3_2_105_2","volume-title":"ISCA","author":"Kim Yoongu","year":"2012","unstructured":"Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, Onur Mutlu, Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, and Onur Mutlu. 2012. A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM. In ISCA."},{"key":"e_1_3_3_2_106_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Weikun Yang and Onur Mutlu. 2016. Ramulator: A Fast and Extensible DRAM Simulator. CAL (2016).","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_3_2_107_2","volume-title":"USENIX Security","author":"Kogler Andreas","year":"2022","unstructured":"Andreas Kogler, Jonas Juffinger, Salman Qazi, Yoongu Kim, Moritz Lipp, Nicolas Boichat, Eric Shiu, Mattias Nissler, and Daniel Gruss. 2022. Half-Double: Hammering From the Next Row Over. In USENIX Security."},{"key":"e_1_3_3_2_108_2","volume-title":"OSDI","author":"Konoth Radhesh\u00a0Krishnan","year":"2018","unstructured":"Radhesh\u00a0Krishnan Konoth, Marco Oliverio, Andrei Tatar, Dennis Andriesse, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. 2018. ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks. In OSDI."},{"key":"e_1_3_3_2_109_2","volume-title":"ISSCC","author":"Kwak Nohhyup","year":"2017","unstructured":"Nohhyup Kwak, Saeng-Hwan Kim, Kyong\u00a0Ha Lee, Chang-Ki Baek, Mun\u00a0Seon Jang, Yongsuk Joo, Seung-Hun Lee, Woo\u00a0Young Lee, Eunryeong Lee, and Donghee Han. 2017. 23.3 A 4.8 Gb\/s\/pin 2Gb LPDDR4 SDRAM with Sub-100\u03bc A Self-Refresh Current for IoT Applications. In ISSCC."},{"key":"e_1_3_3_2_110_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_3_3_2_111_2","volume-title":"DRAMSec","author":"Lang Zhenrong","year":"2023","unstructured":"Zhenrong Lang, Patrick Jattke, Michele Marazzi, and Kaveh Razavi. 2023. BLASTER: Characterizing the Blast Radius of Rowhammer. In DRAMSec."},{"key":"e_1_3_3_2_112_2","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_3_3_2_113_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_3_2_114_2","unstructured":"Dong-Su Lee Young-Hyun Jun and Bai-Sun Kong. 2011. Simultaneous Reverse Body and Negative Word-Line Biasing Control Scheme for Leakage Reduction of DRAM. IEEE JSSC (2011)."},{"key":"e_1_3_3_2_115_2","volume-title":"ISCA","author":"Lee Eojin","year":"2019","unstructured":"Eojin Lee, Ingab Kang, Sukhan Lee, G Edward Suh, and Jung Ho Ahn. 2019. TWiCe: Preventing Row-Hammering by Exploiting Time Window Counters. In ISCA."},{"key":"e_1_3_3_2_116_2","volume-title":"ISCA","author":"Lee Gyu-Hyeon","year":"2021","unstructured":"Gyu-Hyeon Lee, Seongmin Na, Ilkwon Byun, Dongmoon Min, and Jangwoo Kim. 2021. CryoGuard: A Near Refresh-Free Robust DRAM Design for Cryogenic Computing. In ISCA."},{"key":"e_1_3_3_2_117_2","unstructured":"Sam Lefforge. 2023. Reverse Engineering Post-Quantum Cryptography Schemes to Find Rowhammer Exploits. Master\u2019s thesis. University of Arkansas."},{"key":"e_1_3_3_2_118_2","unstructured":"Lenovo. 2015. Row Hammer Privilege Escalation. https:\/\/support.lenovo.com\/us\/en\/product_security\/row_hammer."},{"key":"e_1_3_3_2_119_2","unstructured":"Dawei Li Di Liu Yangkun Ren Ziyi Wang Yu Sun Zhenyu Guan Qianhong Wu and Jianwei Liu. 2022. CyberRadar: A PUF-based Detecting and Mapping Framework for Physical Devices. arXiv:2201.07597."},{"key":"e_1_3_3_2_120_2","unstructured":"Chulseung Lim Kyungbae Park and Sanghyeon Baeg. 2017. Active Precharge Hammering to Monitor Displacement Damage Using High-Energy Protons in 3x-nm SDRAM. TNS (2017)."},{"key":"e_1_3_3_2_121_2","unstructured":"Chulseung Lim Kyungbae Park Geunyong Bak Donghyuk Yun Myungsang Park Sanghyeon Baeg Shi-Jie Wen and Richard Wong. 2018. Study of Proton Radiation Effect to Row Hammer Fault in DDR4 SDRAMs. Microelectronics Reliability (2018)."},{"key":"e_1_3_3_2_122_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"e_1_3_3_2_123_2","unstructured":"Chris\u00a0S Lin Jeonghyun Woo Prashant\u00a0J Nair and Gururaj Saileshwar. 2025. CnC-PRAC: Coalesce not Cache Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation. DRAMSec (2025)."},{"key":"e_1_3_3_2_124_2","unstructured":"Moritz Lipp Misiker\u00a0Tadesse Aga Michael Schwarz Daniel Gruss Cl\u00e9mentine Maurice Lukas Raab and Lukas Lamster. 2018. Nethammer: Inducing Rowhammer Faults Through Network Requests. arXiv:1805.04956 [cs.CR]."},{"key":"e_1_3_3_2_125_2","volume-title":"ISCA","author":"Liu Jamie","year":"2013","unstructured":"Jamie Liu, Ben Jaiyen, Yoongu Kim, Chris Wilkerson, Onur Mutlu, J Liu, B Jaiyen, Y Kim, C Wilkerson, and O Mutlu. 2013. An Experimental Study of Data Retention Behavior in Modern DRAM Devices. In ISCA."},{"key":"e_1_3_3_2_126_2","volume-title":"ISCA","author":"Liu Jamie","year":"2012","unstructured":"Jamie Liu, Ben Jaiyen, Richard Veras, and Onur Mutlu. 2012. RAIDR: Retention-Aware Intelligent DRAM Refresh. In ISCA."},{"key":"e_1_3_3_2_127_2","unstructured":"Liang Liu Yanan Guo Yueqiang Cheng Youtao Zhang and Jun Yang. 2022. Generating Robust DNN with Resistance to Bit-Flip based Adversarial Weight Attack. IEEE TC (2022)."},{"key":"e_1_3_3_2_128_2","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_3_2_129_2","doi-asserted-by":"crossref","unstructured":"Yong Liu Da Wang Pengpeng Ren Jie Li Zheng Qiao Maokun Wu Yichen Wen Longda Zhou Zixuan Sun Zirui Wang Qinghua Han Blacksmith Wu Kanyu Cao Runsheng Wang Zhigang Ji and Ru Huang. 2024. Understanding Retention Time Distribution in Buried-Channel-Array-Transistors (BCAT) Under Sub-20-nm DRAM Node\u2014Part I: Defect-Based Statistical Compact Model. IEEE TED (2024).","DOI":"10.1109\/TED.2024.3409510"},{"key":"e_1_3_3_2_130_2","doi-asserted-by":"crossref","unstructured":"Yong Liu Da Wang Pengpeng Ren Runsheng Wang Zhigang Ji and Ru Huang. 2025. Bit Line Hammering in Si-Based VCT DRAM: A New Security Challenge and Its Mitigation. Electron Device Letters (2025).","DOI":"10.1109\/LED.2025.3548560"},{"key":"e_1_3_3_2_131_2","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465295"},{"key":"e_1_3_3_2_132_2","volume-title":"ISCA","author":"Loughlin Kevin","year":"2022","unstructured":"Kevin Loughlin, Stefan Saroiu, Alec Wolman, Yatin\u00a0A. Manerkar, and Baris Kasikci. 2022. MOESI-Prime: Preventing Coherence-Induced Hammering in Commodity Workloads. In ISCA."},{"key":"e_1_3_3_2_133_2","unstructured":"Shih-Lien Lu Jeonghyun Woo and Prashant\u00a0J Nair. 2025. Counterpoint: One-Hot Counting for PRAC-Based RowHammer Mitigation. DRAMSec (2025)."},{"key":"e_1_3_3_2_134_2","volume-title":"ISCA","author":"Luo Haocong","year":"2023","unstructured":"Haocong Luo, Ataberk Olgun, Abdullah\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Yahya\u00a0Can Tu\u011frul, Steve Rhyner, Meryem\u00a0Banu Cavlak, Jo\u00ebl Lindegger, Mohammad Sadrosadati, and Onur Mutlu. 2023. RowPress: Amplifying Read Disturbance in Modern DRAM Chips. In ISCA."},{"key":"e_1_3_3_2_135_2","unstructured":"Haocong Luo Ataberk Olgun Abdullah\u00a0Giray Ya\u011flik\u00e7i Yahya\u00a0Can Tu\u011frul Steve Rhyner Meryem\u00a0Banu Cavlak Jo\u00ebl Lindegger Mohammad Sadrosadati and Onur Mutlu. 2024. RowPress Vulnerability in Modern DRAM Chips. IEEE Micro (2024)."},{"key":"e_1_3_3_2_136_2","volume-title":"ISCA","author":"Luo Haocong","year":"2020","unstructured":"Haocong Luo, Taha Shahroodi, Hasan Hassan, Minesh Patel, Abdullah\u00a0Giray Yaglikci, Lois Orosa, Jisung Park, and Onur Mutlu. 2020. CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off. In ISCA."},{"key":"e_1_3_3_2_137_2","unstructured":"Haocong Luo Yahya\u00a0Can Tu\u011frul F.\u00a0Nisa Bostanc\u0131 Ataberk Olgun A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 and Onur Mutlu. 2023. Ramulator 2.0: A Modern Modular and Extensible DRAM Simulator. CAL (2023)."},{"key":"e_1_3_3_2_138_2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS65138.2025.11022861"},{"key":"e_1_3_3_2_139_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S60304.2024.00013"},{"key":"e_1_3_3_2_140_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00020"},{"key":"e_1_3_3_2_141_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"e_1_3_3_2_142_2","unstructured":"Maxwell. [n. d.]. FT20X User Manual. https:\/\/www.maxwell-fa.com\/upload\/files\/base\/8\/m\/311.pdf."},{"key":"e_1_3_3_2_143_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_3_3_2_144_2","unstructured":"Micron Technology. 2014. SDRAM 4Gb: x4 x8 x16 DDR4 SDRAM Features."},{"key":"e_1_3_3_2_145_2","unstructured":"Micron Technology. 2021. 16Gb DDR5 SDRAM Addendum."},{"key":"e_1_3_3_2_146_2","unstructured":"Kyung\u00a0Kyu Min Sungmin Hwang Jong-Ho Lee and Byung-Gook Park. 2020. Vertical Inner Gate Transistors for 4F2 DRAM Cell. IEEE TED (2020)."},{"key":"e_1_3_3_2_147_2","unstructured":"Koksal Mus Yark\u0131n Dor\u00f6z M\u00a0Caner Tol Kristi Rahman and Berk Sunar. 2022. Jolt: Recovering TLS Signing Keys via Rowhammer Faults. Cryptology ePrint Archive (2022)."},{"key":"e_1_3_3_2_148_2","volume-title":"DATE","author":"Mutlu Onur","year":"2017","unstructured":"Onur Mutlu. 2017. The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser. In DATE."},{"key":"e_1_3_3_2_149_2","unstructured":"Onur Mutlu. 2023. Retrospective: Flipping Bits in Memory without Accessing Them: An Experimental Study of DRAM Disturbance Errors. arXiv (2023)."},{"key":"e_1_3_3_2_150_2","unstructured":"Onur Mutlu and Jeremie\u00a0S Kim. 2019. RowHammer: A Retrospective. TCAD (2019)."},{"key":"e_1_3_3_2_151_2","volume-title":"IEDM","author":"Mutlu Onur","year":"2024","unstructured":"Onur Mutlu, Ataberk Olgun, Geraldo\u00a0F Oliveira, and Ismail\u00a0E Yuksel. 2024. Memory-Centric Computing: Recent Advances in Processing-in-DRAM. In IEDM."},{"key":"e_1_3_3_2_152_2","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3568350"},{"key":"e_1_3_3_2_153_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW61990.2025.11026935"},{"key":"e_1_3_3_2_154_2","volume-title":"ISCA","author":"Nair Prashant\u00a0J","year":"2013","unstructured":"Prashant\u00a0J Nair, Dae-Hyun Kim, and Moinuddin\u00a0K Qureshi. 2013. ArchShield: Architectural Framework for Assisting DRAM Scaling by Tolerating High Error Rates. In ISCA."},{"key":"e_1_3_3_2_155_2","volume-title":"ISCA","author":"Nair Prashant\u00a0J","year":"2016","unstructured":"Prashant\u00a0J Nair, Vilas Sridharan, and Moinuddin\u00a0K Qureshi. 2016. XED: Exposing on-die error detection information for strong memory reliability. In ISCA."},{"key":"e_1_3_3_2_156_2","unstructured":"Hwayong Nam Seungmin Baek Minbok Wi Michael\u00a0Jaemin Kim Jaehyun Park Chihun Song Nam\u00a0Sung Kim and Jung\u00a0Ho Ahn. 2023. X-ray: Discovering DRAM Internal Structure and Error Characteristics by Issuing Memory Commands. IEEE CAL (2023)."},{"key":"e_1_3_3_2_157_2","unstructured":"Hwayong Nam Seungmin Baek Minbok Wi Michael\u00a0Jaemin Kim Jaehyun Park Chihun Song Nam\u00a0Sung Kim and Jung\u00a0Ho Ahn. 2024. Dramscope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands. ISCA (2024)."},{"key":"e_1_3_3_2_158_2","doi-asserted-by":"crossref","unstructured":"Amir Naseredini Martin Berger Matteo Sammartino and Shale Xiong. 2022. ALARM: Active LeArning of Rowhammer Mitigations. https:\/\/users.sussex.ac.uk\/\u00a0mfb21\/rh-draft.pdf.","DOI":"10.1145\/3569562.3569563"},{"key":"e_1_3_3_2_159_2","volume-title":"ISSCC","author":"Oh Tae-Young","year":"2014","unstructured":"Tae-Young Oh, Hoeju Chung, Jun-Young Park, Ki-Won Lee, Seunghoon Oh, Su-Yeon Doo, Hyoung-Joo Kim, ChangYong Lee, Hye-Ran Kim, Jong-Ho Lee, et\u00a0al. 2014. A 3.2Gbps\/pin 8Gb 1.0V LPDDR4 SDRAM with Integrated ECC Engine for sub-1V DRAM Core Operation. In ISSCC."},{"key":"e_1_3_3_2_160_2","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"e_1_3_3_2_161_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00069"},{"key":"e_1_3_3_2_162_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Hasan Hassan A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Yahya\u00a0Can Tu\u011frul Lois Orosa Haocong Luo Minesh Patel O\u011fuz Ergin and Onur Mutlu. 2023. DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips. TCAD (2023).","DOI":"10.1109\/TCAD.2023.3282172"},{"key":"e_1_3_3_2_163_2","doi-asserted-by":"crossref","unstructured":"Ataberk Olgun Juan\u00a0G\u00f3mez Luna Konstantinos Kanellopoulos Behzad Salami Hasan Hassan Oguz Ergin and Onur Mutlu. 2022. PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM. TACO (2022).","DOI":"10.1145\/3563697"},{"key":"e_1_3_3_2_164_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S58398.2023.00042"},{"key":"e_1_3_3_2_165_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN58291.2024.00022"},{"key":"e_1_3_3_2_166_2","volume-title":"ISCA","author":"Olgun Ataberk","year":"2021","unstructured":"Ataberk Olgun, Minesh Patel, A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Haocong Luo, Jeremie\u00a0S Kim, Nisa Bostanc\u0131, Nandita Vijaykumar, O\u011fuz Ergin, and Onur Mutlu. 2021. QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips. In ISCA."},{"key":"e_1_3_3_2_167_2","volume-title":"USENIX Security","author":"Olgun Ataberk","year":"2024","unstructured":"Ataberk Olgun, Yahya\u00a0Can Tugrul, Nisa Bostanci, Ismail\u00a0Emir Yuksel, Haocong Luo, Steve Rhyner, Abdullah\u00a0Giray Yaglikci, Geraldo\u00a0F. Oliveira, and Onur Mutlu. 2024. ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation. In USENIX Security."},{"key":"e_1_3_3_2_168_2","unstructured":"Lois Orosa Ulrich R\u00fchrmair A\u00a0Giray Yaglikci Haocong Luo Ataberk Olgun Patrick Jattke Minesh Patel Jeremie Kim Kaveh Razavi and Onur Mutlu. 2022. SpyHammer: Using RowHammer to Remotely Spy on Temperature. arXiv:2210.04084."},{"key":"e_1_3_3_2_169_2","volume-title":"MICRO","author":"Orosa Lois","year":"2021","unstructured":"Lois Orosa, A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Haocong Luo, Ataberk Olgun, Jisung Park, Hasan Hassan, Minesh Patel, Jeremie\u00a0S. Kim, and Onur Mutlu. 2021. A Deeper Look into RowHammer\u2019s Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses. In MICRO."},{"key":"e_1_3_3_2_170_2","doi-asserted-by":"crossref","unstructured":"Kyungbae Park Chulseung Lim Donghyuk Yun and Sanghyeon Baeg. 2016. Experiments and Root Cause Analysis for Active-Precharge Hammering Fault in DDR3 SDRAM under 3xnm Technology. Microelectronics Reliability (2016).","DOI":"10.1016\/j.microrel.2015.12.027"},{"key":"e_1_3_3_2_171_2","doi-asserted-by":"crossref","unstructured":"Kyungbae Park Donghyuk Yun and Sanghyeon Baeg. 2016. Statistical Distributions of Row-Hammering Induced Failures in DDR3 Components. Microelectronics Reliability (2016).","DOI":"10.1016\/j.microrel.2016.10.014"},{"key":"e_1_3_3_2_172_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150307"},{"key":"e_1_3_3_2_173_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"e_1_3_3_2_174_2","unstructured":"Minesh Patel. 2021. Enabling Effective Error Mitigation in Modern Memory Chips that Use On-Die Error-Correcting Codes. Ph.\u00a0D. Dissertation."},{"key":"e_1_3_3_2_175_2","volume-title":"MICRO","author":"Patel Minesh","year":"2021","unstructured":"Minesh Patel, Geraldo\u00a0Francisco de Oliveira\u00a0Jr., and Onur Mutlu. 2021. HARP: Practically and Effectively Identifying Uncorrectable Errors in Main Memory Chips That Use On-Die ECC. In MICRO."},{"key":"e_1_3_3_2_176_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"e_1_3_3_2_177_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00017"},{"key":"e_1_3_3_2_178_2","doi-asserted-by":"crossref","unstructured":"Minesh Patel Jeremie\u00a0S Kim and Onur Mutlu. 2017. The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions. ISCA (2017).","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_3_3_2_179_2","volume-title":"ISCA","author":"Patel Minesh","year":"2017","unstructured":"Minesh Patel, Jeremie\u00a0S Kim, and Onur Mutlu. 2017. The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions. In ISCA."},{"key":"e_1_3_3_2_180_2","unstructured":"Minesh Patel Taha Shahroodi Aditya Manglik A.\u00a0Giray Yaglikci Ataberk Olgun Haocong Luo and Onur Mutlu. 2022. A Case for Transparent Reliability in DRAM Systems. arXiv:2204.10378. https:\/\/arxiv.org\/abs\/2204.10378"},{"key":"e_1_3_3_2_181_2","doi-asserted-by":"crossref","unstructured":"Minesh Patel Taha Shahroodi Aditya Manglik A\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Ataberk Olgun Haocong Luo and Onur Mutlu. 2024. Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems. IEEE Access (2024).","DOI":"10.1109\/ACCESS.2024.3514377"},{"key":"e_1_3_3_2_182_2","volume-title":"USENIX Security","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security."},{"key":"e_1_3_3_2_183_2","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2018.00031"},{"key":"e_1_3_3_2_184_2","unstructured":"Salman Qazi and Moinuddin Qureshi. 2025. DRFM and the Art of Rowhammer Sampling. DRAMSec (2025)."},{"key":"e_1_3_3_2_185_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495576"},{"key":"e_1_3_3_2_186_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00078"},{"key":"e_1_3_3_2_187_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_3_2_188_2","volume-title":"ISCA","author":"Qureshi Moinuddin","year":"2022","unstructured":"Moinuddin Qureshi, Aditya Rohan, Gururaj Saileshwar, and Prashant\u00a0J Nair. 2022. Hydra: Enabling Low-Overhead Mitigation of Row-Hammer at Ultra-Low Thresholds via Hybrid Tracking. In ISCA."},{"key":"e_1_3_3_2_189_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833743"},{"key":"e_1_3_3_2_190_2","volume-title":"USENIX Security","author":"Razavi Kaveh","year":"2016","unstructured":"Kaveh Razavi, Ben Gras, Erik Bosman, Bart Preneel, Cristiano Giuffrida, and Herbert Bos. 2016. Flip Feng Shui: Hammering a Needle in the Software Stack. In USENIX Security."},{"key":"e_1_3_3_2_191_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1992.307481"},{"key":"e_1_3_3_2_192_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST54066.2022.9839959"},{"key":"e_1_3_3_2_193_2","doi-asserted-by":"crossref","unstructured":"K. Roy S. Mukhopadhyay and H. Mahmoodi-Meimand. 2003. Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits. Proc. IEEE (2003).","DOI":"10.1109\/JPROC.2002.808156"},{"key":"e_1_3_3_2_194_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268437"},{"key":"e_1_3_3_2_195_2","unstructured":"SAFARI Research Group. [n. d.]. Ramulator \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/ramulator."},{"key":"e_1_3_3_2_196_2","unstructured":"SAFARI Research Group. 2014. RowHammer \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/rowhammer."},{"key":"e_1_3_3_2_197_2","unstructured":"SAFARI Research Group. 2017. SoftMC \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/softmc."},{"key":"e_1_3_3_2_198_2","unstructured":"SAFARI Research Group. 2022. DRAM Bender \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/DRAM-Bender."},{"key":"e_1_3_3_2_199_2","unstructured":"SAFARI Research Group. 2024. Self-Managing DRAM (SMD) \u2014 GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/SelfManagingDRAM."},{"key":"e_1_3_3_2_200_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"e_1_3_3_2_201_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904447"},{"key":"e_1_3_3_2_202_2","unstructured":"Samsung Electronics Co. Ltd.2018. 288pin Unbuffered DIMM based on 8Gb C-die. https:\/\/download.semiconductor.samsung.com\/resources\/data-sheet\/DDR4_8Gb_C_die_Unbuffered_DIMM_Rev1.4_Apr.18.pdf."},{"key":"e_1_3_3_2_203_2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764591"},{"key":"e_1_3_3_2_204_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00022"},{"key":"e_1_3_3_2_205_2","volume-title":"IEDM","author":"Schloesser T","year":"2008","unstructured":"T Schloesser, F Jakubowski, J\u00a0v Kluge, A Graham, S Slesazeck, M Popp, P Baars, K Muemmler, P Moll, K Wilson, et\u00a0al. 2008. 6F2 Buried Wordline DRAM Cell for 40nm and Beyond. In IEDM."},{"key":"e_1_3_3_2_206_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_3_2_207_2","unstructured":"Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. http:\/\/googleprojectzero.blogspot.com.tr\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html."},{"key":"e_1_3_3_2_208_2","unstructured":"Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. Black Hat (2015)."},{"key":"e_1_3_3_2_209_2","doi-asserted-by":"crossref","unstructured":"Tomonori Sekiguchi Kiyoo Itoh Tsugio Takahashi Masahiro Sugaya Hiroki Fujisawa Masayuki Nakamura Kazuhiko Kajigaya and Katsutaka Kimura. 2002. A Low-Impedance Open-Bitline Array for Multigigabit DRAM. JSSC (2002).","DOI":"10.1109\/4.991387"},{"key":"e_1_3_3_2_210_2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_3_2_211_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_3_2_212_2","volume-title":"ISCA","author":"Seyedzadeh S.\u00a0M.","year":"2018","unstructured":"S.\u00a0M. Seyedzadeh, A.\u00a0K. Jones, and R. Melhem. 2018. Mitigating Wordline Crosstalk Using Adaptive Trees of Counters. In ISCA."},{"key":"e_1_3_3_2_213_2","doi-asserted-by":"crossref","unstructured":"Robert\u00a0T Smith James\u00a0D Chlipala JOHN\u00a0FM Bindels Roy\u00a0G Nelson Frederick\u00a0H Fischer and Thomas\u00a0F Mantz. 1981. Laser Programmable Redundancy and Yield Improvement in a 64K DRAM. JSSC (1981).","DOI":"10.1109\/JSSC.1981.1051630"},{"key":"e_1_3_3_2_214_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"e_1_3_3_2_215_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"e_1_3_3_2_216_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"e_1_3_3_2_217_2","volume-title":"DATE","author":"Staudigl Felix","year":"2022","unstructured":"Felix Staudigl, Hazem Al\u00a0Indari, Daniel Sch\u00f6n, Dominik Sisejkovic, Farhad Merchant, Jan\u00a0Moritz Joseph, Vikas Rana, Stephan Menzel, and Rainer Leupers. 2022. NeuroHammer: Inducing Bit-Flips in Memristive Crossbar Memories. In DATE."},{"key":"e_1_3_3_2_218_2","volume-title":"ISCA","author":"Taneja Hritvik","year":"2025","unstructured":"Hritvik Taneja and Moin Qureshi. 2025. DREAM: Enabling Low-Overhead Rowhammer Mitigation via Directed Refresh Management. In ISCA."},{"key":"e_1_3_3_2_219_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"e_1_3_3_2_220_2","volume-title":"USENIX ATC","author":"Tatar Andrei","year":"2018","unstructured":"Andrei Tatar, Radhesh\u00a0Krishnan Konoth, Elias Athanasopoulos, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2018. Throwhammer: Rowhammer Attacks Over the Network and Defenses. In USENIX ATC."},{"key":"e_1_3_3_2_221_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833802"},{"key":"e_1_3_3_2_222_2","unstructured":"M\u00a0Caner Tol Saad Islam Berk Sunar and Ziming Zhang. 2022. Toward Realistic Backdoor Injection Attacks on DNNs using RowHammer. arXiv:2110.07683."},{"key":"e_1_3_3_2_223_2","volume-title":"HPCA","author":"Tugrul Yahya\u00a0Can","year":"2025","unstructured":"Yahya\u00a0Can Tugrul, A.\u00a0Giray Yaglikci, Ismail\u00a0Emir Yuksel, Ataberk Olgun, Oguzhan Canpolat, Nisa Bostanci, Mohammad Sadrosadati, Oguz Ergin, and Onur Mutlu. 2025. Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions. In HPCA."},{"key":"e_1_3_3_2_224_2","volume-title":"DELTA","author":"Goor A.J. van\u00a0de","year":"2002","unstructured":"A.J. van\u00a0de Goor and I. Schanstra. 2002. Address and Data Scrambling: Causes and Impact on Memory Tests. In DELTA."},{"key":"e_1_3_3_2_225_2","volume-title":"CCS","author":"Veen Victor van\u00a0der","year":"2016","unstructured":"Victor van\u00a0der Veen, Yanick Fratantonio, Martina Lindorfer, Daniel Gruss, Clementine Maurice, Giovanni Vigna, Herbert Bos, Kaveh Razavi, and Cristiano Giuffrida. 2016. Drammer: Deterministic Rowhammer Attacks on Mobile Platforms. In CCS."},{"key":"e_1_3_3_2_226_2","volume-title":"DIMVA","author":"Veen Victor van\u00a0der","year":"2018","unstructured":"Victor van\u00a0der Veen, Martina Lindorfer, Yanick Fratantonio, Harikrishnan\u00a0Padmanabha Pillai, Giovanni Vigna, Christopher Kruegel, Herbert Bos, and Kaveh Razavi. 2018. GuardION: Practical Mitigation of DMA-Based Rowhammer Attacks on ARM. In DIMVA."},{"key":"e_1_3_3_2_227_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_3_2_228_2","volume-title":"HASP","author":"Vig Saru","year":"2018","unstructured":"Saru Vig, Sarani Bhattacharya, Debdeep Mukhopadhyay, and Siew-Kei Lam. 2018. Rapid Detection of Rowhammer Attacks Using Dynamic Skewed Hash Tree. In HASP."},{"key":"e_1_3_3_2_229_2","volume-title":"ISCA","author":"Vittal Suhas","year":"2025","unstructured":"Suhas Vittal, Salman Qazi, Poulami Das, and Moinuddin Qureshi. 2025. MoPAC: Efficiently Mitigating Rowhammer with Probabilistic Activation Counting. In ISCA."},{"key":"e_1_3_3_2_230_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974657"},{"key":"e_1_3_3_2_231_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFTIC57696.2022.10075104"},{"key":"e_1_3_3_2_232_2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744897"},{"key":"e_1_3_3_2_233_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00074"},{"key":"e_1_3_3_2_234_2","volume-title":"DATE","author":"Weis Christian","year":"2015","unstructured":"Christian Weis, Matthias Jung, Peter Ehses, Cristiano Santos, Pascal Vivet, Sven Goossens, Martijn Koedam, and Norbert Wehn. 2015. Retention Time Measurements and Modelling of Bit Error Rates of WIDE I\/O DRAM in MPSoCs. In DATE."},{"key":"e_1_3_3_2_235_2","doi-asserted-by":"crossref","unstructured":"Zane Weissman Thore Tiemann Daniel Moghimi Evan Custodio Thomas Eisenbarth and Berk Sunar. 2020. JackHammer: Efficient Rowhammer on Heterogeneous FPGA\u2013CPU Platforms. arXiv:1912.11523 [cs.CR].","DOI":"10.46586\/tches.v2020.i3.169-195"},{"key":"e_1_3_3_2_236_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00080"},{"key":"e_1_3_3_2_237_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00079"},{"key":"e_1_3_3_2_238_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070999"},{"key":"e_1_3_3_2_239_2","volume-title":"USENIX Security","author":"Xiao Yuan","year":"2016","unstructured":"Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu. 2016. One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation. In USENIX Security."},{"key":"e_1_3_3_2_240_2","unstructured":"Xilinx Inc.[n. d.]. Xilinx Alveo U200 FPGA Board. https:\/\/www.xilinx.com\/products\/boards-and-kits\/alveo\/u200.html."},{"key":"e_1_3_3_2_241_2","unstructured":"A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131 Jeremie\u00a0S. Kim Fabrice Devaux and Onur Mutlu. 2021. Security Analysis of the Silver Bullet Technique for RowHammer Prevention. arXiv:2106.07084. arxiv:https:\/\/arXiv.org\/abs\/2106.07084\u00a0[cs.CR]"},{"key":"e_1_3_3_2_242_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN53405.2022.00054"},{"key":"e_1_3_3_2_243_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00062"},{"key":"e_1_3_3_2_244_2","volume-title":"HPCA","author":"Ya\u011fl\u0131k\u00e7\u0131 A.\u00a0Giray","year":"2024","unstructured":"A.\u00a0Giray Ya\u011fl\u0131k\u00e7\u0131, Geraldo\u00a0Francisco Oliveira, Yahya\u00a0Can Tu\u011frul, Ismail\u00a0Emir Yuksel, Ataberk Olgun, Haocong Luo, and Onur Mutlu. 2024. Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions. In HPCA."},{"key":"e_1_3_3_2_245_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"e_1_3_3_2_246_2","volume-title":"IEDM","author":"Yaney D.","year":"1987","unstructured":"D. Yaney et\u00a0al. 1987. A Meta-stable Leakage Phenomenon in DRAM Charge Storage - Variable Hold Time. In IEDM."},{"key":"e_1_3_3_2_247_2","unstructured":"Chia-Ming Yang Jer-Chyi Wang Wei-Ping Lee Chien-Chi Lee Chih-Hung Lin Chung\u00a0Yuan Lee Jo-Hui Lin Hsin-Huei Chen Chih-Yuan Hsiao Ruey-Dar Chang and Chao-Sung Lai. 2013. Superior Improvements in GIDL and Retention by Fluorine Implantation in Saddle-Fin Array Devices for Sub-40-nm DRAM Technology. IEEE Electron Device Letters (2013)."},{"key":"e_1_3_3_2_248_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCN54977.2022.9868899"},{"key":"e_1_3_3_2_249_2","volume-title":"USENIX Security","author":"Yao Fan","year":"2020","unstructured":"Fan Yao, Adnan\u00a0Siraj Rakin, and Deliang Fan. 2020. Deephammer: Depleting the Intelligence of Deep Neural Networks Through Targeted Chain of Bit Flips. In USENIX Security."},{"key":"e_1_3_3_2_250_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"e_1_3_3_2_251_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICET55676.2022.9825242"},{"key":"e_1_3_3_2_252_2","doi-asserted-by":"publisher","DOI":"10.1145\/3725843.3756022"},{"key":"e_1_3_3_2_253_2","volume-title":"ISCA","author":"Yuksel Ismail\u00a0Emir","year":"2025","unstructured":"Ismail\u00a0Emir Yuksel, Akash Sood, Ataberk Olgun, O\u011fuzhan Canpolat, Haocong Luo, Nisa Bostanci, Mohammad Sadrosadati, Giray Yaglikci, and Onur Mutlu. 2025. PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips. In ISCA."},{"key":"e_1_3_3_2_254_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN58291.2024.00024"},{"key":"e_1_3_3_2_255_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00030"},{"key":"e_1_3_3_2_256_2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353690"},{"key":"e_1_3_3_2_257_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00016"},{"key":"e_1_3_3_2_258_2","volume-title":"USENIX ATC","author":"Zhang Zhi","year":"2022","unstructured":"Zhi Zhang, Yueqiang Cheng, Minghua Wang, Wei He, Wenhao Wang, Surya Nepal, Yansong Gao, Kang Li, Zhe Wang, and Chenggang Wu. 2022. SoftTRR: Protect Page Tables against Rowhammer Attacks using Software-only Target Row Refresh. In USENIX ATC."},{"key":"e_1_3_3_2_259_2","doi-asserted-by":"crossref","unstructured":"Zhi Zhang Wei He Yueqiang Cheng Wenhao Wang Yansong Gao Dongxi Liu Kang Li Surya Nepal Anmin Fu and Yi Zou. 2022. Implicit Hammer: Cross-Privilege-Boundary Rowhammer through Implicit Accesses. TDSC (2022).","DOI":"10.1109\/TDSC.2022.3214666"},{"key":"e_1_3_3_2_260_2","doi-asserted-by":"publisher","DOI":"10.1145\/3266444.3266454"},{"key":"e_1_3_3_2_261_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00060"},{"key":"e_1_3_3_2_262_2","doi-asserted-by":"crossref","unstructured":"Mengxin Zheng Qian Lou and Lei Jiang. 2022. TrojViT: Trojan Insertion in Vision Transformers. arXiv:2208.13049.","DOI":"10.1109\/CVPR52729.2023.00392"},{"key":"e_1_3_3_2_263_2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48228.2024.10529371"},{"key":"e_1_3_3_2_264_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3418300"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:48:15Z","timestamp":1769464095000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756022"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":263,"alternative-id":["10.1145\/3725843.3756022","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756022","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}