{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T08:24:29Z","timestamp":1769502269360,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","funder":[{"name":"Institute of Information & Communications Technology Planning & Evaluation","award":["2022-0-00441, RS-2020-II201361, RS-2025-02304183"],"award-info":[{"award-number":["2022-0-00441, RS-2020-II201361, RS-2025-02304183"]}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2022R1A4A1032361, RS-2025-00560614"],"award-info":[{"award-number":["2022R1A4A1032361, RS-2025-00560614"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","award":[""],"award-info":[{"award-number":[""]}],"id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756034","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"63-77","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["PIM-CCA: An Efficient PIM Architecture with Optimized Integration of Configurable Functional Units"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-2717-0952","authenticated-orcid":false,"given":"Jeehyun","family":"Kim","sequence":"first","affiliation":[{"name":"Yonsei University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5019-8199","authenticated-orcid":false,"given":"Donghyeon","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0017-592X","authenticated-orcid":false,"given":"Seokwon","family":"Kang","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2529-7264","authenticated-orcid":false,"given":"Bongjoon","family":"Hyun","sequence":"additional","affiliation":[{"name":"KAIST, Daejeon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2907-4252","authenticated-orcid":false,"given":"Inho","family":"Lee","sequence":"additional","affiliation":[{"name":"Hanyang University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3725-0380","authenticated-orcid":false,"given":"Yongjun","family":"Park","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3429357.3430519"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT58117.2023.00017"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357569"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","unstructured":"R.H. Dennard F.H. Gaensslen Hwa-Nien Yu V.L. Rideout E. Bassous and A.R. LeBlanc. 1974. Design of ion-implanted MOSFET\u2019s with very small physical dimensions. IEEE Journal of Solid-State Circuits 9 5 (1974) 256\u2013268. 10.1109\/JSSC.1974.1050511","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00035"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","unstructured":"Saransh Gupta Mohsen Imani Harveen Kaur and Tajana\u00a0Simunic Rosing. 2019. NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration. IEEE Trans. Comput. 68 9 (2019) 1325\u20131337. 10.1109\/TC.2019.2903055","DOI":"10.1109\/TC.2019.2903055"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824830"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","unstructured":"Juan G\u00f3mez-Luna Izzat\u00a0El Hajj Ivan Fernandez Christina Giannoula Geraldo\u00a0F. Oliveira and Onur Mutlu. 2022. Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System. IEEE Access 10 (2022) 52565\u201352608. 10.1109\/ACCESS.2022.3174101","DOI":"10.1109\/ACCESS.2022.3174101"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358329"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00029"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT58117.2023.00018"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3696443.3708953"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567191"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/WORKS54523.2021.00013"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","unstructured":"Daehan Kwon Seongju Lee Kyuyoung Kim Sanghoon Oh Joonhong Park Gi-Moon Hong Dongyoon Ka Kyudong Hwang Jeongje Park Kyeongpil Kang Jungyeon Kim Junyeol Jeon Nahsung Kim Yongkee Kwon Vladimir Kornijcuk Woojae Shin Jongsoon Won Minkyu Lee Hyunha Joo Haerang Choi Guhyun Kim Byeongju An Jaewook Lee Donguc Ko Younggun Jun Ilwoong Kim Choungki Song Ilkon Kim Chanwook Park Seho Kim Chunseok Jeong Euicheol Lim Dongkyun Kim Jieun Jang Il Park Junhyun Chun and Joohwan Cho. 2023. A 1ynm 1.25V 8Gb 16Gb\/s\/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Application. IEEE Journal of Solid-State Circuits 58 1 (2023) 291\u2013302. 10.1109\/JSSC.2022.3200718","DOI":"10.1109\/JSSC.2022.3200718"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00021"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895629"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3533737.3535093"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"e_1_3_3_1_28_2","volume-title":"Flex & Bison: Text Processing Tools","author":"Levine John","year":"2009","unstructured":"John Levine. 2009. Flex & Bison: Text Processing Tools. \" O\u2019Reilly Media, Inc.\"."},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","unstructured":"Siyuan Ma Kaustubh Mhatre Jian Weng Bagus Hanindhito Zhengrong Wang Tony Nowatzki Lizy John and Aman Arora. 2024. PIMSAB: A Processing-In-Memory System with Spatially-Aware Communication and Bit-Serial-Aware Computation. ACM Trans. Archit. Code Optim. 21 4 Article 91 (Nov. 2024) 27\u00a0pages. 10.1145\/3690824","DOI":"10.1145\/3690824"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358320"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240320"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507702"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"crossref","unstructured":"Onur Mutlu and Lavanya Subramanian. 2014. Research problems and opportunities in memory systems. Supercomputing frontiers and innovations 1 3 (2014) 19\u201355.","DOI":"10.14529\/jsfi140302"},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00027"},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"publisher","unstructured":"Seyyed Hossein\u00a0SeyyedAghaei Rezaei Mehdi Modarressi Rachata Ausavarungnirun Mohammad Sadrosadati Onur Mutlu and Masoud Daneshtalab. 2020. NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories. IEEE Computer Architecture Letters 19 1 (2020) 80\u201383. 10.1109\/LCA.2020.2990599","DOI":"10.1109\/LCA.2020.2990599"},{"key":"e_1_3_3_1_36_2","first-page":"379","volume-title":"2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Ruan Zhenyuan","year":"2019","unstructured":"Zhenyuan Ruan, Tong He, and Jason Cong. 2019. INSIDER: Designing In-Storage Computing System for Emerging High-Performance Drive. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). USENIX Association, Renton, WA, 379\u2013394. https:\/\/www.usenix.org\/conference\/atc19\/presentation\/ruan"},{"key":"e_1_3_3_1_37_2","doi-asserted-by":"publisher","unstructured":"Paulo\u00a0Cesar Santos Francis\u00a0Birck Moreira Aline\u00a0Santana Cordeiro Sairo\u00a0Raon\u00ed Santos Tiago\u00a0Rodrigo Kepe Luigi Carro and Marco Antonio\u00a0Zanata Alves. 2021. Survey on near-data processing: Applications and architectures. Journal of Integrated Circuits and Systems 16 2 (2021) 1\u201317. 10.29292\/jics.v16i2.502","DOI":"10.29292\/jics.v16i2.502"},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00116"},{"key":"e_1_3_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00027"},{"key":"e_1_3_3_1_40_2","unstructured":"Synopsys. [n. d.]. Design Compiler: RTL Synthesis. https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/dc-ultra.html."},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3652892.3700782"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00195"},{"key":"e_1_3_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2019.8671589"},{"key":"e_1_3_3_1_44_2","unstructured":"UPMEM. [n. d.]. Accelerating compute by cramming it into DRAM memory. https:\/\/www.upmem.com\/nextplatform-com-2019-10-03-accelerating-compute-by-cramming-it-into-dram\/#:\u00a0:text=The%20first%20generation%20of%20Upmem and%20Power9%20processors%20are%20currently."},{"key":"e_1_3_3_1_45_2","unstructured":"UPMEM. 2022. UPMEM Processing In-Memory (PIM) (Tech Paper)."},{"key":"e_1_3_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406896"},{"key":"e_1_3_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071005"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:47:18Z","timestamp":1769464038000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756034"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":46,"alternative-id":["10.1145\/3725843.3756034","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756034","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}