{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T09:14:08Z","timestamp":1769505248055,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":79,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756050","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:21:19Z","timestamp":1760721679000},"page":"1087-1101","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["CryptoBTB: A Secure Hierarchical BTB for Diverse Instruction Footprint Workloads"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-5630-8264","authenticated-orcid":false,"given":"Debpratim","family":"Adak","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0406-1973","authenticated-orcid":false,"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3987-463X","authenticated-orcid":false,"given":"Amro","family":"Awad","sequence":"additional","affiliation":[{"name":"University of Oxford, Oxford, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2133-0722","authenticated-orcid":false,"given":"Huiyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"[n. d.]. AnyCore-riscv. https:\/\/github.com\/anycore\/anycore-riscv."},{"key":"e_1_3_3_1_3_2","unstructured":"[n. d.]. Championship Value Prediction 1 Secret Traces. https:\/\/perscido.univ-grenoble-alpes.fr\/datasets\/DS384."},{"key":"e_1_3_3_1_4_2","unstructured":"[n. d.]. ChampSim simulator. https:\/\/github.com\/ChampSim\/ChampSim."},{"key":"e_1_3_3_1_5_2","unstructured":"[n. d.]. Golden Cove microarchitecture. https:\/\/chipsandcheese.com\/p\/popping-the-hood-on-golden-cove."},{"key":"e_1_3_3_1_6_2","unstructured":"[n. d.]. IBPB. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/indirect-branch-predictor-barrier.html."},{"key":"e_1_3_3_1_7_2","unstructured":"[n. d.]. IBRS. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/indirect-branch-restricted-speculation.html."},{"key":"e_1_3_3_1_8_2","unstructured":"[n. d.]. IPC \u2013 The 1st Instruction Prefetching Championship. https:\/\/research.ece.ncsu.edu\/ipc\/."},{"key":"e_1_3_3_1_9_2","unstructured":"[n. d.]. SPEC2017 traces for ChampSim. https:\/\/dpc3.compas.cs.stonybrook.edu\/champsim-traces\/speccpu\/."},{"key":"e_1_3_3_1_10_2","unstructured":"[n. d.]. STIBP. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/single-thread-indirect-branch-predictors.html."},{"key":"e_1_3_3_1_11_2","unstructured":"[n. d.]. Sunny Cove microarchitecture. https:\/\/chipsandcheese.com\/p\/sunny-cove-intels-lost-generation."},{"key":"e_1_3_3_1_12_2","unstructured":"[n. d.]. Type-Confusion. https:\/\/www.amd.com\/system\/files\/documents\/technical-guidance-for-mitigating-branch-type-confusion.pdf."},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_15"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/1229285.1266999"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00014"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480074"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070938"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"crossref","unstructured":"Roberto Avanzi. 2017. The QARMA block cipher family. Almost MDS matrices over rings with zero divisors nearly symmetric even-mansour constructions with non-involutory central rounds and search heuristics for low-latency s-boxes. IACR Transactions on Symmetric Cryptology (2017) 4\u201344.","DOI":"10.46586\/tosc.v2017.i1.4-44"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00061"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"Mohammad Bakhshalipour Seyedali Tabaeiaghdaei Pejman Lotfi-Kamran and Hamid Sarbazi-Azad. 2019. Evaluation of hardware data prefetchers on server processors. ACM Computing Surveys (CSUR) 52 3 (2019) 1\u201329.","DOI":"10.1145\/3312740"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480114"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Ravi Bhargava and Kai Troester. 2024. AMD Next Generation\" Zen 4\" Core and 4 th Gen AMD EPYC\u2122 Server CPUs. IEEE Micro (2024).","DOI":"10.1109\/MM.2024.3375070"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00013"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R Hower Tushar Krishna Somayeh Sardashti et\u00a0al. 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39 2 (2011) 1\u20137.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"crossref","unstructured":"Rahul Bodduna Vinod Ganesan Patanjali Slpsk Kamakoti Veezhinathan and Chester Rebeiro. 2020. Brutus: Refuting the security claims of the cache timing randomization countermeasure proposed in ceaser. IEEE Computer Architecture Letters 19 1 (2020) 9\u201312.","DOI":"10.1109\/LCA.2020.2964212"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522308"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_14"},{"key":"e_1_3_3_1_29_2","first-page":"249","volume-title":"28th USENIX Security Symposium (USENIX Security 19)","author":"Canella Claudio","year":"2019","unstructured":"Claudio Canella, Jo Van\u00a0Bulck, Michael Schwarz, Moritz Lipp, Benjamin Von\u00a0Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. 2019. A systematic evaluation of transient execution attacks and defenses. In 28th USENIX Security Symposium (USENIX Security 19). 249\u2013266."},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482096"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"crossref","unstructured":"Brian\u00a0W Curran Christian Jacobi JJ Bonanno DA Schroter KJ Alexander A Puranik and Markus\u00a0M Helms. 2015. The IBM z13 multithreaded microprocessor. IBM Journal of Research and Development 59 4\/5 (2015) 1\u20131.","DOI":"10.1147\/JRD.2015.2418591"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"crossref","unstructured":"Mark Evers Leslie Barnes and Mike Clark. 2022. The AMD next-generation \u201cZen 3\u201d core. IEEE Micro 42 3 (2022) 7\u201312.","DOI":"10.1109\/MM.2022.3152788"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"crossref","unstructured":"Barry Fagin. 1997. Partial resolution in branch target buffers. IEEE Trans. Comput. 46 10 (1997) 1142\u20131145.","DOI":"10.1109\/12.628399"},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"crossref","unstructured":"Michael Ferdman Almutaz Adileh Onur Kocberber Stavros Volos Mohammad Alisafaee Djordje Jevdjic Cansu Kaynak Adrian\u00a0Daniel Popescu Anastasia Ailamaki and Babak Falsafi. 2012. Clearing the clouds: a study of emerging scale-out workloads on modern hardware. Acm sigplan notices 47 4 (2012) 37\u201348.","DOI":"10.1145\/2248487.2150982"},{"key":"e_1_3_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00015"},{"key":"e_1_3_3_1_37_2","unstructured":"CRYPTREC Lightweight Cryptography\u00a0Working Group et\u00a0al. 2017. CRYPTREC Cryptographic Technology Guideline (Lightweight Cryptography). CRYPTREC Report March (2017)."},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3528416.3530224"},{"key":"e_1_3_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"e_1_3_3_1_40_2","volume-title":"Proceedings of the Biennial Conference on Innovative Data Systems Research","author":"Hardavellas Nikos","year":"2007","unstructured":"Nikos Hardavellas, Ippokratis Pandis, Ryan Johnson, Naju Mancheril, Anastassia Ailamaki, and Babak Falsafi. 2007. Database servers on chip multiprocessors: Limitations and opportunities. In Proceedings of the Biennial Conference on Innovative Data Systems Research."},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00034"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"crossref","unstructured":"Christian Jacobi Anthony Saporito Martin Recktenwald Aaron Tsai Ulrich Mayer M Helms AB Collura P-K Mak Robert\u00a0J Sonnelitter Michael\u00a0A Blake et\u00a0al. 2018. Design of the IBM z14 microprocessor. IBM Journal of Research and Development 62 2\/3 (2018) 8\u20131.","DOI":"10.1147\/JRD.2018.2798718"},{"key":"e_1_3_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_3_1_44_2","unstructured":"Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative buffer overflows: Attacks and defenses. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1807.03757 (2018)."},{"key":"e_1_3_3_1_45_2","doi-asserted-by":"crossref","unstructured":"Paul Kocher Jann Horn Anders Fogh Daniel Genkin Daniel Gruss Werner Haas Mike Hamburg Moritz Lipp Stefan Mangard Thomas Prescher et\u00a0al. 2020. Spectre attacks: Exploiting speculative execution. Commun. ACM 63 7 (2020) 93\u2013101.","DOI":"10.1145\/3399742"},{"key":"e_1_3_3_1_46_2","volume-title":"12th USENIX Workshop on Offensive Technologies (WOOT 18)","author":"Koruyeh Esmaeil\u00a0Mohammadian","year":"2018","unstructured":"Esmaeil\u00a0Mohammadian Koruyeh, Khaled\u00a0N Khasawneh, Chengyu Song, and Nael Abu-Ghazaleh. 2018. Spectre returns! speculation attacks using the return stack buffer. In 12th USENIX Workshop on Offensive Technologies (WOOT 18)."},{"key":"e_1_3_3_1_47_2","doi-asserted-by":"crossref","unstructured":"Rakesh Kumar and Boris Grot. 2022. Shooting down the server front-end bottleneck. ACM Transactions on Computer Systems (TOCS) 38 3-4 (2022) 1\u201330.","DOI":"10.1145\/3484492"},{"key":"e_1_3_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589088"},{"key":"e_1_3_3_1_49_2","doi-asserted-by":"crossref","unstructured":"Jaekyu Lee Yasuo Ishii and Dam Sunwoo. 2020. Securing branch predictors with two-level encryption. ACM Transactions on Architecture and Code Optimization (TACO) 17 3 (2020) 1\u201325.","DOI":"10.1145\/3404189"},{"key":"e_1_3_3_1_50_2","doi-asserted-by":"crossref","unstructured":"Kevin Lim Parthasarathy Ranganathan Jichuan Chang Chandrakant Patel Trevor Mudge and Steven Reinhardt. 2008. Understanding and designing new server architectures for emerging warehouse-computing environments. ACM SIGARCH Computer Architecture News 36 3 (2008) 315\u2013326.","DOI":"10.1145\/1394608.1382148"},{"key":"e_1_3_3_1_51_2","unstructured":"Moritz Lipp Michael Schwarz Daniel Gruss Thomas Prescher Werner Haas Stefan Mangard Paul Kocher Daniel Genkin Yuval Yarom and Mike Hamburg. 2018. Meltdown. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1801.01207 (2018)."},{"key":"e_1_3_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00012"},{"key":"e_1_3_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00072"},{"key":"e_1_3_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00021"},{"key":"e_1_3_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623774"},{"key":"e_1_3_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00011"},{"key":"e_1_3_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_3_1_59_2","doi-asserted-by":"crossref","unstructured":"Glenn Reinman Todd Austin and Brad Calder. 1999. A scalable front-end architecture for fast instruction delivery. ACM SIGARCH Computer Architecture News 27 2 (1999) 234\u2013245.","DOI":"10.1145\/307338.300999"},{"key":"e_1_3_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320085"},{"key":"e_1_3_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320085"},{"key":"e_1_3_3_1_62_2","first-page":"1379","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Saileshwar Gururaj","year":"2021","unstructured":"Gururaj Saileshwar and Moinuddin Qureshi. 2021. { MIRAGE} : Mitigating { Conflict-Based} Cache Attacks with a Practical { Fully-Associative} Design. In 30th USENIX Security Symposium (USENIX Security 21). 1379\u20131396."},{"key":"e_1_3_3_1_63_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"key":"e_1_3_3_1_64_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_3_3_1_65_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480046"},{"key":"e_1_3_3_1_66_2","doi-asserted-by":"crossref","unstructured":"David Suggs Mahesh Subramony and Dan Bouvier. 2020. The amd \u201czen 2\u201d processor. IEEE micro 40 2 (2020) 45\u201352.","DOI":"10.1109\/MM.2020.2974217"},{"key":"e_1_3_3_1_67_2","first-page":"991","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Van\u00a0Bulck Jo","year":"2018","unstructured":"Jo Van\u00a0Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas\u00a0F Wenisch, Yuval Yarom, and Raoul Strackx. 2018. Foreshadow: Extracting the keys to the intel { SGX} kingdom with transient { Out-of-Order} execution. In 27th USENIX Security Symposium (USENIX Security 18). 991\u20131008."},{"key":"e_1_3_3_1_68_2","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_3_1_69_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"e_1_3_3_1_70_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"key":"e_1_3_3_1_71_2","first-page":"675","volume-title":"28th USENIX Security Symposium (USENIX Security 19)","author":"Werner Mario","year":"2019","unstructured":"Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael Schwarz, Daniel Gruss, and Stefan Mangard. 2019. { ScatterCache} : thwarting cache attacks via cache set randomization. In 28th USENIX Security Symposium (USENIX Security 19). 675\u2013692."},{"key":"e_1_3_3_1_72_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614275"},{"key":"e_1_3_3_1_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"e_1_3_3_1_74_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589100"},{"key":"e_1_3_3_1_75_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00064"},{"key":"e_1_3_3_1_76_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"e_1_3_3_1_77_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN53405.2022.00023"},{"key":"e_1_3_3_1_78_2","first-page":"7321","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Zhang Zhiyuan","year":"2023","unstructured":"Zhiyuan Zhang, Mingtian Tao, Sioli O\u2019Connell, Chitchanok Chuengsatiansup, Daniel Genkin, and Yuval Yarom. 2023. { BunnyHop} : Exploiting the Instruction Prefetcher. In 32nd USENIX Security Symposium (USENIX Security 23). 7321\u20137337."},{"key":"e_1_3_3_1_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586178"},{"key":"e_1_3_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00033"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:48:49Z","timestamp":1769464129000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756050"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":79,"alternative-id":["10.1145\/3725843.3756050","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756050","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}