{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:37:26Z","timestamp":1772725046856,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":76,"publisher":"ACM","funder":[{"name":"Information & communications Technology Planning & Evaluation (IITP)","award":["RS-2023-00208606, RS-2024-00395134, 2021-0-01343"],"award-info":[{"award-number":["RS-2023-00208606, RS-2024-00395134, 2021-0-01343"]}]},{"name":"Samsung Electronics","award":[""],"award-info":[{"award-number":[""]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756055","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:21:19Z","timestamp":1760721679000},"page":"1193-1206","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["CrossBit: Bitwise Computing in NAND Flash Memory with Inter-Bitline Data Communication"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-7179-345X","authenticated-orcid":false,"given":"Hyunjin","family":"Kim","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2142-8842","authenticated-orcid":false,"given":"Seunghwan","family":"Song","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7524-5884","authenticated-orcid":false,"given":"Sukhyun","family":"Choi","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1519-2407","authenticated-orcid":false,"given":"Jeongin","family":"Choe","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2634-7581","authenticated-orcid":false,"given":"Sanghyeok","family":"Han","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1826-9003","authenticated-orcid":false,"given":"Jisung","family":"Park","sequence":"additional","affiliation":[{"name":"POSTECH (Pohang University of Science and Technology), Pohang, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4010-6611","authenticated-orcid":false,"given":"Jinho","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5175-8258","authenticated-orcid":false,"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_2_2_2","volume-title":"JEDEC SSD Specifications Explained","year":"2013","unstructured":"2013. JEDEC SSD Specifications Explained. https:\/\/www.jedec.org\/sites\/default\/files\/Alvin_Cox%20[Compatibility%20Mode]_0.pdf"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"crossref","unstructured":"Luca Amaru Pierre-Emmanuel Gaillardon and Giovanni De\u00a0Micheli. 2015. Majority-inverter graph: A new paradigm for logic optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35 5 (2015) 806\u2013819.","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Luca Amaru Pierre-Emmanuel Gaillardon and Giovanni De\u00a0Micheli. 2015. Majority-inverter graph: A new paradigm for logic optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35 5 (2015) 806\u2013819.","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"Ganesh Balamurugan and Naresh\u00a0R Shanbhag. 2001. The twin-transistor noise-tolerant dynamic circuit technique. IEEE Journal of Solid-State Circuits 36 2 (2001) 273\u2013280.","DOI":"10.1109\/4.902768"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Cagri Balkesen Gustavo Alonso Jens Teubner and M\u00a0Tamer \u00d6zsu. 2013. Multi-core main-memory joins: Sort vs. hash revisited. Proceedings of the VLDB Endowment 7 1 (2013) 85\u201396.","DOI":"10.14778\/2732219.2732227"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"\u00c7a\u011fr\u0131 Balkesen Jens Teubner Gustavo Alonso and M\u00a0Tamer \u00d6zsu. 2014. Main-memory hash joins on modern processor architectures. IEEE Transactions on Knowledge and Data Engineering 27 7 (2014) 1754\u20131766.","DOI":"10.1109\/TKDE.2014.2313874"},{"key":"e_1_3_3_2_10_2","first-page":"61","volume-title":"Technology Conference on Performance Evaluation and Benchmarking","author":"Boncz Peter","year":"2013","unstructured":"Peter Boncz, Thomas Neumann, and Orri Erling. 2013. TPC-H analyzed: Hidden messages and lessons learned from an influential benchmark. In Technology Conference on Performance Evaluation and Benchmarking. Springer, 61\u201376."},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/IROS.2000.895274"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Yu Cai Saugata Ghose Erich\u00a0F Haratsch Yixin Luo and Onur Mutlu. 2017. Error characterization mitigation and recovery in flash-memory-based solid-state drives. Proc. IEEE 105 9 (2017) 1666\u20131704.","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"HM Cao F Liu Q Wang ZC Du L Jin and ZL Huo. 2022. An efficient built-in error detection methodology with fast page-oriented data comparison in 3D NAND flash memories. Electronics Letters 58 12 (2022) 483\u2013485.","DOI":"10.1049\/ell2.12484"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00109"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366054"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3538643.3539742"},{"key":"e_1_3_3_2_17_2","volume-title":"Database systems: design, implementation and management","author":"Coronel Carlos","year":"2022","unstructured":"Carlos Coronel and Steven\u00a0A Morris. 2022. Database systems: design, implementation and management. Cengage learning."},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2013.6691693"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"crossref","unstructured":"Li Ding and Pinaki Mazumder. 2004. On circuit techniques to improve noise immunity of CMOS dynamic logic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 9 (2004) 910\u2013925.","DOI":"10.1109\/TVLSI.2004.833668"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_3_2_22_2","volume-title":"Samsung 990 PRO","author":"Electronics Samsung","year":"2024","unstructured":"Samsung Electronics. 2024. Samsung 990 PRO. https:\/\/semiconductor.samsung.com\/consumer-storage\/internal-ssd\/990-pro\/"},{"key":"e_1_3_3_2_23_2","volume-title":"Samsung DDR4 PC4-25600 32GB","author":"Electronics Samsung","year":"2024","unstructured":"Samsung Electronics. 2024. Samsung DDR4 PC4-25600 32GB. https:\/\/semiconductor.samsung.com\/dram\/ddr\/ddr4\/"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"crossref","unstructured":"Emna Farjallah Jean-Marc Armani Valentin Gherman and Luigi Dilillo. 2019. Improvement of the tolerated raw bit error rate in NAND flash-based SSDs with selective refresh. Microelectronics Reliability 96 (2019) 37\u201345.","DOI":"10.1016\/j.microrel.2019.01.014"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480078"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"crossref","unstructured":"Boncheol Gu Andre\u00a0S Yoon Duck-Ho Bae Insoon Jo Jinyoung Lee Jonghyun Yoon Jeong-Uk Kang Moonsang Kwon Chanho Yoon Sangyeun Cho et\u00a0al. 2016. Biscuit: A framework for near-data processing of big data workloads. ACM SIGARCH Computer Architecture News 44 3 (2016) 153\u2013165.","DOI":"10.1145\/3007787.3001154"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415723"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"crossref","unstructured":"Kai Han Yunhe Wang Hanting Chen Xinghao Chen Jianyuan Guo Zhenhua Liu Yehui Tang An Xiao Chunjing Xu Yixing Xu et\u00a0al. 2022. A survey on vision transformer. IEEE transactions on pattern analysis and machine intelligence 45 1 (2022) 87\u2013110.","DOI":"10.1109\/TPAMI.2022.3152247"},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDM.2002.1184015"},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830285"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2018.8388775"},{"key":"e_1_3_3_2_33_2","volume-title":"Intel i7-12700K 3.60GHz","year":"2022","unstructured":"Intel. 2022. Intel i7-12700K 3.60GHz. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/sku\/134594\/intel-core-i712700k-processor-25m-cache-up-to-5-00-ghz\/specifications.html"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454343"},{"key":"e_1_3_3_2_35_2","first-page":"216","volume-title":"2019 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Kang Dongku","year":"2019","unstructured":"Dongku Kang, Minsu Kim, Su\u00a0Chang Jeon, Wontaeck Jung, Jooyong Park, Gyosoo Choo, Dong-kyo Shim, Anil Kavala, Seung-Bum Kim, Kyung-Min Kang, et\u00a0al. 2019. 13.4 A 512Gb 3-bit\/Cell 3D 6 th-Generation V-NAND flash memory with 82MB\/s write throughput and 1.2 Gb\/s interface. In 2019 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 216\u2013218."},{"key":"e_1_3_3_2_36_2","unstructured":"Byeongho Kim Jongwook Chung Eojin Lee Wonkyung Jung Sunjung Lee Jaewan Choi Jaehyun Park Minbok Wi Sukhan Lee and Jung\u00a0Ho Ahn. 2020. MViD: Sparse Matrix-Vector Multiplication in Mobile DRAM for Accelerating Recurrent Neural Networks. IEEE TC (2020)."},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939081"},{"key":"e_1_3_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00030"},{"key":"e_1_3_3_2_39_2","first-page":"371","volume-title":"19th USENIX Conference on File and Storage Technologies (FAST 21)","author":"Kim Shine","year":"2021","unstructured":"Shine Kim, Yunho Jin, Gina Sohn, Jonghyun Bae, Tae\u00a0Jun Ham, and Jae\u00a0W Lee. 2021. Behemoth: a flash-centric training accelerator for extreme-scale { DNNs}. In 19th USENIX Conference on File and Storage Technologies (FAST 21). 371\u2013385."},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"crossref","unstructured":"Seung\u00a0Soo Kim Soo\u00a0Kyeom Yong Whayoung Kim Sukin Kang Hyeon\u00a0Woo Park Kyung\u00a0Jean Yoon Dong\u00a0Sun Sheen Seho Lee and Cheol\u00a0Seong Hwang. 2023. Review of semiconductor flash memory devices for material and process issues. Advanced Materials 35 43 (2023) 2200659.","DOI":"10.1002\/adma.202370310"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISWPC.2007.342654"},{"key":"e_1_3_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895629"},{"key":"e_1_3_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0512"},{"key":"e_1_3_3_2_44_2","volume-title":"ISCA","author":"Lee Sukhan","year":"2021","unstructured":"Sukhan Lee, Shin-haeng Kang, Jaehoon Lee, Hyeonsu Kim, Eojin Lee, Seungwoo Seo, Hosang Yoon, Seungwon Lee, Kyounghwan Lim, Hyunsung Shin, Jinhyun Kim, O Seongil, Anand Iyer, David Wang, Kyomin Sohn, and Nam\u00a0Sung Kim. 2021. Hardware architecture and software stack for PIM based on commercial DRAM technology: Industrial product. In ISCA."},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310323"},{"key":"e_1_3_3_2_46_2","unstructured":"Seungmin Lee Joonsung Lim Jun\u00a0Hyoung Kim Sunghwan Cho Yong\u00a0Kyu Lee and Byoungdeog Choi. 2023. High-Density 3-D NAND Cell Array Design With Hybrid Bonding. IEEE Transactions on Electron Devices (2023)."},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"crossref","unstructured":"Shang Li Zhiyuan Yang Dhiraj Reddy Ankur Srivastava and Bruce Jacob. 2020. DRAMsim3: A cycle-accurate thermal-capable DRAM simulator. IEEE Computer Architecture Letters 19 2 (2020) 106\u2013109.","DOI":"10.1109\/LCA.2020.2973991"},{"key":"e_1_3_3_2_48_2","doi-asserted-by":"crossref","unstructured":"Hamid Mahmoodi-Meimand and Kaushik Roy. 2004. Diode-footed domino: A leakage-tolerant high fan-in dynamic circuit design style. IEEE Transactions on Circuits and Systems I: Regular Papers 51 3 (2004) 495\u2013503.","DOI":"10.1109\/TCSI.2004.823665"},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358320"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"crossref","unstructured":"Justin Meza Qiang Wu Sanjev Kumar and Onur Mutlu. 2015. A large-scale study of flash memory failures in the field. ACM SIGMETRICS Performance Evaluation Review 43 1 (2015) 177\u2013190.","DOI":"10.1145\/2796314.2745848"},{"key":"e_1_3_3_2_51_2","unstructured":"Oron Michael. 2016. NAND flash memory having internal ECC processing and method of operation thereof."},{"key":"e_1_3_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"e_1_3_3_2_53_2","volume-title":"Parallel NAND System Power Calculator","year":"2024","unstructured":"Micron. 2024. Parallel NAND System Power Calculator. https:\/\/www.micron.com\/support\/tools-and-utilities\/nand-system-power-calculator"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"e_1_3_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323476"},{"key":"e_1_3_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/2928275.2928278"},{"key":"e_1_3_3_2_58_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTEICT.2017.8256703"},{"key":"e_1_3_3_2_59_2","volume-title":"Open NAND Flash Interface Specification Revision 5.1","author":"(ONFI) Open NAND Flash\u00a0Interface","year":"2022","unstructured":"Open NAND Flash\u00a0Interface (ONFI). 2022. Open NAND Flash Interface Specification Revision 5.1. https:\/\/www.onfi.org\/."},{"key":"e_1_3_3_2_60_2","unstructured":"Patrick\u00a0E O\u2019Neil Elizabeth\u00a0J O\u2019Neil and Xuedong Chen. 2007. The star schema benchmark (SSB). Pat 200 0 (2007) 50."},{"key":"e_1_3_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00069"},{"key":"e_1_3_3_2_62_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480080"},{"key":"e_1_3_3_2_63_2","volume-title":"Portable Network Graphics (PNG)","author":"Roelofs Greg","year":"2024","unstructured":"Greg Roelofs. 2024. Portable Network Graphics (PNG). http:\/\/www.libpng.org\/pub\/png\/"},{"key":"e_1_3_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/ITW.2016.7606865"},{"key":"e_1_3_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW56887.2023.10145825"},{"key":"e_1_3_3_2_66_2","volume-title":"Calibre xRC","year":"2024","unstructured":"Siemens. 2024. Calibre xRC. https:\/\/eda.sw.siemens.com\/en-US\/ic\/calibre-design\/circuit-verification\/xrc\/"},{"key":"e_1_3_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2019.00068"},{"key":"e_1_3_3_2_68_2","volume-title":"HSPICE","year":"2024","unstructured":"Synopsys. 2024. HSPICE. https:\/\/www.synopsys.com\/implementation-and-signoff\/ams-simulation\/primesim-hspice.html"},{"key":"e_1_3_3_2_69_2","first-page":"49","volume-title":"16th USENIX Conference on File and Storage Technologies (FAST 18)","author":"Tavakkol Arash","year":"2018","unstructured":"Arash Tavakkol, Juan G\u00f3mez-Luna, Mohammad Sadrosadati, Saugata Ghose, and Onur Mutlu. 2018. { MQSim} : A framework for enabling realistic studies of modern { Multi-Queue}{ SSD} devices. In 16th USENIX Conference on File and Storage Technologies (FAST 18). 49\u201366."},{"key":"e_1_3_3_2_70_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586215"},{"key":"e_1_3_3_2_71_2","unstructured":"Ilya\u00a0O Tolstikhin Neil Houlsby Alexander Kolesnikov Lucas Beyer Xiaohua Zhai Thomas Unterthiner Jessica Yung Andreas Steiner Daniel Keysers Jakob Uszkoreit et\u00a0al. 2021. Mlp-mixer: An all-mlp architecture for vision. Advances in neural information processing systems 34 (2021) 24261\u201324272."},{"key":"e_1_3_3_2_72_2","volume-title":"Truevision Graphics Adapter (TGA)","author":"Truevision Inc","year":"1991","unstructured":"Inc Truevision. 1991. Truevision Graphics Adapter (TGA). https:\/\/www.dca.fee.unicamp.br\/\u00a0martino\/disciplinas\/ea978\/tgaffs.pdf"},{"key":"e_1_3_3_2_73_2","unstructured":"Ashish Vaswani Noam Shazeer Niki Parmar Jakob Uszkoreit Llion Jones Aidan\u00a0N Gomez \u0141ukasz Kaiser and Illia Polosukhin. 2017. Attention is all you need. Advances in neural information processing systems 30 (2017)."},{"key":"e_1_3_3_2_74_2","doi-asserted-by":"crossref","unstructured":"Lei Wang and Naresh\u00a0R Shanbhag. 2000. An energy-efficient noise-tolerant dynamic circuit technique. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 47 11 (2000) 1300\u20131306.","DOI":"10.1109\/82.885137"},{"key":"e_1_3_3_2_75_2","volume-title":"Zynq ZCU102","year":"2023","unstructured":"Xilinx. 2023. Zynq ZCU102. https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-u1-zcu102-g.html"},{"key":"e_1_3_3_2_76_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-28228-2_4"},{"key":"e_1_3_3_2_77_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00035"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:48:57Z","timestamp":1769464137000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756055"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":76,"alternative-id":["10.1145\/3725843.3756055","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756055","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}