{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T08:00:50Z","timestamp":1776931250555,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":68,"publisher":"ACM","funder":[{"name":"Institute of Information & Communications Technology Planning & Evaluation (IITP)","award":["RS-2025-09942968, RS-2025-02263869, RS-2024-00459797, RS-2024-00396013, and 2018-0-00503"],"award-info":[{"award-number":["RS-2025-09942968, RS-2025-02263869, RS-2024-00459797, RS-2024-00396013, and 2018-0-00503"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756063","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"1763-1776","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Beyond Page Migration: Enhancing Tiered Memory Performance via Integrated Last-Level Cache Management and Page Migration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-0513-2112","authenticated-orcid":false,"given":"Hwanjun","family":"Lee","sequence":"first","affiliation":[{"name":"DGIST, Daegu, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-3604-3901","authenticated-orcid":false,"given":"Minho","family":"Kim","sequence":"additional","affiliation":[{"name":"DGIST, Daegu, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-7840-4669","authenticated-orcid":false,"given":"Yeji","family":"Jung","sequence":"additional","affiliation":[{"name":"DGIST, Daegu, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-9998-8053","authenticated-orcid":false,"given":"Seonmu","family":"Oh","sequence":"additional","affiliation":[{"name":"DGIST, Daegu, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3778-5978","authenticated-orcid":false,"given":"Ki-Dong","family":"Kang","sequence":"additional","affiliation":[{"name":"ETRI, Daejeon, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2221-8433","authenticated-orcid":false,"given":"Seunghak","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0837-0877","authenticated-orcid":false,"given":"Daehoon","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University, Seoul, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"2017. \u201cSPEC CPU 2017\u201d. https:\/\/www.spec.org\/cpu2017\/."},{"key":"e_1_3_3_2_3_2","unstructured":"2024. Intel Clearwater Forest Xeon CPUs With Up To 288 E-Cores To Utilize Foveros Direct 3D Stacking Technology. https:\/\/wccftech.com\/intel-clearwater-forest-xeon-cpus-288-e-cores-utilize-foveros-direct-3d-stacking-tech\/. Accessed: 2025-06-17."},{"key":"e_1_3_3_2_4_2","unstructured":"2024. Intel Delivers Cutting-Edge Process Technologies to the Data Center with Intel 18A and Advanced Chiplet Packaging [White Paper]. https:\/\/www.intel.com\/content\/dam\/www\/central-libraries\/us\/en\/documents\/2024-02\/intel-tech-clearwater-wp.pdf. Accessed: 2025-06-17."},{"key":"e_1_3_3_2_5_2","unstructured":"2025. CXL. https:\/\/www.computeexpresslink.org."},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378468"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00085"},{"key":"e_1_3_3_2_8_2","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP benchmark suite. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1509.03619 (2015)."},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00013"},{"key":"e_1_3_3_2_10_2","unstructured":"Dez Blanchfield. 2023. The cloud native convergence: A new era of dataintensive applications.https:\/\/elnion.com\/2023\/06\/05\/the-cloud-native-convergence-a-new-era-of-data-intensive-applications\/."},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Irina Calciu M\u00a0Talha Imran Ivan Puddu Sanidhya Kashyap Hasan Al\u00a0Maruf Onur Mutlu and Aasheesh Kolli. 2023. Using Local Cache Coherence for Disaggregated Memory Systems. ACM SIGOPS Operating Systems Review 57 1 (2023) 21\u201328.","DOI":"10.1145\/3606557.3606561"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446713"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304005"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00077"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC41406.2024.00101"},{"key":"e_1_3_3_2_16_2","unstructured":"Intel Corporation. 2024. Intel\u00ae Performance Counter Monitor (Intel\u00ae PCM).https:\/\/github.com\/intel\/pcm."},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.2172\/993908"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Mohammad Dashti Alexandra Fedorova Justin Funston Fabien Gaud Renaud Lachaize Baptiste Lepers Vivien Quema and Mark Roth. 2013. Traffic management: a holistic approach to memory placement on NUMA systems. ACM SIGPLAN Notices 48 4 (2013) 381\u2013394.","DOI":"10.1145\/2499368.2451157"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582031"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00019"},{"key":"e_1_3_3_2_21_2","first-page":"231","volume-title":"2014 USENIX Annual Technical Conference (USENIX ATC 14)","author":"Gaud Fabien","year":"2014","unstructured":"Fabien Gaud, Baptiste Lepers, Jeremie Decouchant, Justin Funston, Alexandra Fedorova, and Vivien Qu\u00e9ma. 2014. Large pages may be harmful on { NUMA} systems. In 2014 USENIX Annual Technical Conference (USENIX ATC 14). 231\u2013242."},{"key":"e_1_3_3_2_22_2","unstructured":"ggml org. 2025. llama.cpp. https:\/\/github.com\/ggml-org\/llama.cpp."},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613157"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507762"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070955"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2015.24"},{"key":"e_1_3_3_2_27_2","unstructured":"Hyungkyu Ham Jeongmin Hong Geonwoo Park Yunseon Shin Okkyun Woo Wonhyuk Yang Jinhoon Bae Eunhyeok Park Hyojin Sung Euicheol Lim et\u00a0al. 2024. Low-overhead General-purpose Near-Data Processing in CXL Memory Expanders. Proceedings of the 57th IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2024)."},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_3_2_29_2","unstructured":"Intel. 2019. Intel Optane DC Persistent Memory. http:\/\/www.intel.com\/optanedcpersistentmemory. Accessed: April 8 2025."},{"key":"e_1_3_3_2_30_2","unstructured":"Intel. 2024. Accelerate Artificial Intelligence Workloads with Intel\u00ae Advanced Matrix Extensions (Intel AMX).https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/785250\/accelerate-artificial-intelligence-workloads-with-intel-advanced-matrix-extensions.html."},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080245"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.2172\/1090032"},{"key":"e_1_3_3_2_33_2","volume-title":"USENIX Annual Technical Conference(USENIX ATC)","author":"Kim Jonghyeon","year":"2021","unstructured":"Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn. 2021. Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In USENIX Annual Technical Conference(USENIX ATC)."},{"key":"e_1_3_3_2_34_2","unstructured":"Kyungsan Kim Hyunseok Kim Jinin So Wonjae Lee Junhyuk Im Sungjoo Park Jeonghyeon Cho and Hoyoung Song. 2023. SMT: Software-defined Memory Tiering for Heterogeneous Computing systems with CXL Memory Expander. IEEE Micro (2023)."},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"crossref","unstructured":"Yoongu Kim Weikun Yang and Onur Mutlu. 2015. Ramulator: A fast and extensible DRAM simulator. IEEE Computer architecture letters 15 1 (2015) 45\u201349.","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00014"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483561"},{"key":"e_1_3_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"e_1_3_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.5555\/2813767.2813788"},{"key":"e_1_3_3_2_40_2","first-page":"519","volume-title":"17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23)","author":"Lepers Baptiste","year":"2023","unstructured":"Baptiste Lepers and Willy Zwaenepoel. 2023. Johnny Cache: the End of { DRAM} Cache Conflicts (in Tiered Main Memory Systems). In 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23). 519\u2013534."},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_3_2_42_2","unstructured":"Jie Liu Xi Wang Jianbo Wu Shuangyan Yang Jie Ren Bhanu Shankar and Dong Li. 2024. Exploring and Evaluating Real-world CXL: Use Cases and System Adoption. Proceedings of the Nineteenth EuroSys Conference 2024 (EuroSys) (2024)."},{"key":"e_1_3_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749475"},{"key":"e_1_3_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.1995.389156"},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00072"},{"key":"e_1_3_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_3_2_47_2","unstructured":"Maxim Naumov Dheevatsa Mudigere Hao-Jun\u00a0Michael Shi Jianyu Huang Narayanan Sundaraman Jongsoo Park Xiaodong Wang Udit Gupta Carole-Jean Wu Alisson\u00a0G Azzolini et\u00a0al. 2019. Deep learning recommendation model for personalization and recommendation systems. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1906.00091 (2019)."},{"key":"e_1_3_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00023"},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00025"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483550"},{"key":"e_1_3_3_2_52_2","unstructured":"Cliff Robinson. 2022. SK hynix CXL 2.0 Memory Expansion Modules Launched with 96 GB of DDR5.https:\/\/www.servethehome.com\/sk-hynix-cxl-2-0-memory-expansion-modules-launched-with-96gb-of-ddr5\/."},{"key":"e_1_3_3_2_53_2","doi-asserted-by":"crossref","unstructured":"Daniel Sanchez and Christos Kozyrakis. 2013. ZSim: Fast and accurate microarchitectural simulation of thousand-core systems. ACM SIGARCH Computer architecture news 41 3 (2013) 475\u2013486.","DOI":"10.1145\/2508148.2485963"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1145\/3552326.3587449"},{"key":"e_1_3_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/3552326.3587449"},{"key":"e_1_3_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI55740.2022.00017"},{"key":"e_1_3_3_2_57_2","unstructured":"Anton Shilov. 2024. Samsung Unveils CXL Memory Module Box: Up to 16 TB at 60 GB\/s.https:\/\/www.anandtech.com\/show\/21333\/samsung-unveils-cxl-memory-module-box-up-to-16-tb-at-60-gbs."},{"key":"e_1_3_3_2_58_2","unstructured":"Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1409.1556 (2014)."},{"key":"e_1_3_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_3_2_60_2","unstructured":"Hugo Touvron Thibaut Lavril Gautier Izacard Xavier Martinet Marie-Anne Lachaux Timoth\u00e9e Lacroix Baptiste Rozi\u00e8re Naman Goyal Eric Hambro Faisal Azhar et\u00a0al. 2023. Llama: Open and efficient foundation language models. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2302.13971 (2023)."},{"key":"e_1_3_3_2_61_2","unstructured":"John\u00a0R Tramm Andrew\u00a0R Siegel Tanzima Islam and Martin Schulz. 2014. XSBench-the development and verification of a performance abstraction for Monte Carlo reactor analysis. The Role of Reactor Physics toward a Sustainable Future (PHYSOR) (2014)."},{"key":"e_1_3_3_2_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00058"},{"key":"e_1_3_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.1145\/3694715.3695968"},{"key":"e_1_3_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.01283"},{"key":"e_1_3_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507731"},{"key":"e_1_3_3_2_66_2","first-page":"19","volume-title":"18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24)","author":"Xiang Lingfeng","year":"2024","unstructured":"Lingfeng Xiang, Zhen Lin, Weishu Deng, Hui Lu, Jia Rao, Yifan Yuan, and Ren Wang. 2024. Nomad:{ Non-Exclusive} Memory Tiering via Transactional Page Migration. In 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24). 19\u201335."},{"key":"e_1_3_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_3_2_68_2","first-page":"601","volume-title":"2023 USENIX Annual Technical Conference (USENIX ATC 23)","author":"Yang Shao-Peng","year":"2023","unstructured":"Shao-Peng Yang, Minjae Kim, Sanghyun Nam, Juhyung Park, Jin-Yong Choi, Eyee\u00a0Hyun Nam, Eunji Lee, Sungjin Lee, and Bryan\u00a0S Kim. 2023. Overcoming the Memory Wall with { CXL-Enabled}{ SSDs}. In 2023 USENIX Annual Technical Conference (USENIX ATC 23). 601\u2013617."},{"key":"e_1_3_3_2_69_2","volume-title":"Symposium on Operating Systems Design and Implementation (OSDI)","author":"Zhong Yuhong","year":"2024","unstructured":"Yuhong Zhong, Daniel\u00a0S Berger, Carl Waldspurger, Ishwar Agarwal, Rajat Agarwal, Frank Hady, Karthik Kumar, Mark\u00a0D Hill, Mosharaf Chowdhury, and Asaf Cidon. 2024. Managing Memory Tiers with CXL in Virtualized Environments. In Symposium on Operating Systems Design and Implementation (OSDI)."}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:43:49Z","timestamp":1769463829000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756063"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":68,"alternative-id":["10.1145\/3725843.3756063","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756063","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}