{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T08:16:35Z","timestamp":1769501795663,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":72,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4500200"],"award-info":[{"award-number":["2022YFB4500200"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62102257"],"award-info":[{"award-number":["62102257"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756066","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"1609-1624","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["PolymorPIC: Embedding Polymorphic Processing-in-Cache in RISC-V based Processor for Full-stack Efficient AI Inference"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-4739-351X","authenticated-orcid":false,"given":"Cheng","family":"Zou","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5271-0114","authenticated-orcid":false,"given":"Ziling","family":"Wei","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-2375-5572","authenticated-orcid":false,"given":"Jun Yan","family":"Lee","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8811-156X","authenticated-orcid":false,"given":"Chen","family":"Nie","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5685-2521","authenticated-orcid":false,"given":"Kang","family":"You","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6357-236X","authenticated-orcid":false,"given":"Zhezhi","family":"He","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China and Shanghai AI Lab, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123982"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","unstructured":"Alon Amid David Biancolin Abraham Gonzalez Daniel Grubb Sagar Karandikar Harrison Liew Albert Magyar Howard Mao Albert Ou Nathan Pemberton Paul Rigge Colin Schmidt John Wright Jerry Zhao Yakun\u00a0Sophia Shao Krste Asanovi\u0107 and Borivoje Nikoli\u0107. 2020. Chipyard: Integrated Design Simulation and Implementation Framework for Custom SoCs. IEEE Micro 40 4 (2020) 10\u201321. 10.1109\/MM.2020.2996616","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_3_3_1_6_2","unstructured":"Krste Asanovic Rimas Avizienis Jonathan Bachrach Scott Beamer David Biancolin Christopher Celio Henry Cook Daniel Dabbelt John Hauser Adam Izraelevitz et\u00a0al. 2016. The rocket chip generator. EECS Department University of California Berkeley Tech. Rep. UCB\/EECS-2016-17 4 (2016) 6\u20132."},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"J-L Baer and W-H Wang. 1988. On the inclusion properties for multi-level cache hierarchies. ACM SIGARCH Computer Architecture News 16 2 (1988) 73\u201380.","DOI":"10.1145\/633625.52409"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","unstructured":"Rajeev Balasubramonian Andrew\u00a0B. Kahng Naveen Muralimanohar Ali Shafiee and Vaishnav Srinivas. 2017. CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories. cacti 14 2 (2017). 10.1145\/3085572","DOI":"10.1145\/3085572"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00015"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00048"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","unstructured":"Yu-Hsin Chen Tien-Ju Yang Joel Emer and Vivienne Sze. 2019. Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9 2 (2019) 292\u2013308. 10.1109\/JETCAS.2019.2910232","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_3_3_1_16_2","first-page":"262","volume-title":"IEEE International Solid-State Circuits Conference, ISSCC 2016, Digest of Technical Papers","author":"Vivienne Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel and Sze,","year":"2016","unstructured":"Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel and Sze, Vivienne. 2016. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks. In IEEE International Solid-State Circuits Conference, ISSCC 2016, Digest of Technical Papers. 262\u2013263."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Ping Chi Shuangchen Li Cong Xu Tao Zhang Jishen Zhao Yongpan Liu Yu Wang and Yuan Xie. 2016. Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. ACM SIGARCH Computer Architecture News 44 3 (2016) 27\u201339.","DOI":"10.1145\/3007787.3001140"},{"key":"e_1_3_3_1_18_2","unstructured":"Derek Chiou Derek Chiouy Larry Rudolph Larry Rudolphy Srinivas Devadas Srinivas Devadasy swee\u00a0boon Ang and Boon Angz. 2000. Dynamic Cache Partitioning via Columnization. (01 2000)."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304041"},{"key":"e_1_3_3_1_20_2","unstructured":"Ghada Dessouky Alexander Gruler Pouya Mahmoody Ahmad-Reza Sadeghi and Emmanuel Stapf. 2021. Chunked-Cache: On-Demand and Scalable Cache Isolation for Security Architectures. CoRR abs\/2110.08139 (2021). arXiv:https:\/\/arXiv.org\/abs\/2110.08139https:\/\/arxiv.org\/abs\/2110.08139"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00021"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","unstructured":"Xiangyu Dong Cong Xu Yuan Xie and Norman\u00a0P. Jouppi. 2012. NVSim: A Circuit-Level Performance Energy and Area Model for Emerging Nonvolatile Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31 7 (2012) 994\u20131007. 10.1109\/TCAD.2012.2185930","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_3_1_23_2","unstructured":"Zhen Dong Zhewei Yao Daiyaan Arfeen Amir Gholami Michael\u00a0W Mahoney and Kurt Keutzer. 2020. Hawq-v2: Hessian aware trace-weighted quantization of neural networks. Advances in neural information processing systems 33 (2020) 18518\u201318529."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00038"},{"key":"e_1_3_3_1_25_2","unstructured":"Alexey Dosovitskiy Lucas Beyer Alexander Kolesnikov Dirk Weissenborn Xiaohua Zhai Thomas Unterthiner Mostafa Dehghani Matthias Minderer Georg Heigold Sylvain Gelly Jakob Uszkoreit and Neil Houlsby. 2021. An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale. arxiv:https:\/\/arXiv.org\/abs\/2010.11929\u00a0[cs.CV] https:\/\/arxiv.org\/abs\/2010.11929"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024938"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614268"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/EMC249363.2019.00012"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"e_1_3_3_1_31_2","unstructured":"Hasan Genc. 2024. Enabling Full-Stack DNN Accelerator Design and Evaluation on Synthesizable Hardware. Ph.\u00a0D. Dissertation. EECS Department University of California Berkeley. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2024\/EECS-2024-161.html"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502367"},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00095"},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_3_1_36_2","volume-title":"BLISlab: A Sandbox for Optimizing GEMM","author":"Huang Jianyu","year":"2016","unstructured":"Jianyu Huang and Robert\u00a0A. van\u00a0de Geijn. 2016. BLISlab: A Sandbox for Optimizing GEMM. FLAME Working Note #80, TR-16-13. The University of Texas at Austin, Department of Computer Science. http:\/\/arxiv.org\/pdf\/1609.00076v1.pdf"},{"key":"e_1_3_3_1_37_2","doi-asserted-by":"publisher","unstructured":"Ravi Iyer Vivek De Ramesh Illikkal David Koufaty Bhushan Chitlur Andrew Herdrich Muhammad Khellah Fatih Hamzaoglu and Eric Karl. 2021. Advances in Microprocessor Cache Architectures Over the Last 25 Years. IEEE Micro 41 6 (2021) 78\u201388. 10.1109\/MM.2021.3114903","DOI":"10.1109\/MM.2021.3114903"},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"e_1_3_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"e_1_3_3_1_41_2","first-page":"4171","volume-title":"Proceedings of NAACL-HLT","author":"Kenton Jacob Devlin Ming-Wei\u00a0Chang","year":"2019","unstructured":"Jacob Devlin Ming-Wei\u00a0Chang Kenton and Lee\u00a0Kristina Toutanova. 2019. BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding. In Proceedings of NAACL-HLT. 4171\u20134186."},{"key":"e_1_3_3_1_42_2","first-page":"5506","volume-title":"International conference on machine learning","author":"Kim Sehoon","year":"2021","unstructured":"Sehoon Kim, Amir Gholami, Zhewei Yao, Michael\u00a0W Mahoney, and Kurt Keutzer. 2021. I-bert: Integer-only bert quantization. In International conference on machine learning. PMLR, 5506\u20135518."},{"key":"e_1_3_3_1_43_2","unstructured":"Alex Krizhevsky Ilya Sutskever and Geoffrey\u00a0E Hinton. 2012. Imagenet classification with deep convolutional neural networks. Advances in neural information processing systems 25 (2012)."},{"key":"e_1_3_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"e_1_3_3_1_45_2","unstructured":"Yunsup Lee. 2016. Decoupled vector-fetch architecture with a scalarizing compiler. Ph.D. Dissertation. University of California Berkeley."},{"key":"e_1_3_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV51070.2023.01565"},{"key":"e_1_3_3_1_47_2","doi-asserted-by":"publisher","unstructured":"Siyuan Ma Kaustubh Mhatre Jian Weng Bagus Hanindhito Zhengrong Wang Tony Nowatzki Lizy John and Aman Arora. 2024. PIMSAB: A Processing-In-Memory System with Spatially-Aware Communication and Bit-Serial-Aware Computation. ACM Trans. Archit. Code Optim. 21 4 Article 91 (Nov. 2024) 27\u00a0pages. 10.1145\/3690824","DOI":"10.1145\/3690824"},{"key":"e_1_3_3_1_48_2","doi-asserted-by":"publisher","unstructured":"Linyan Mei Pouya Houshmand Vikram Jain Sebastian Giraldo and Marian Verhelst. 2021. ZigZag: Enlarging Joint Architecture-Mapping Design Space Exploration for DNN Accelerators. IEEE Trans. Comput. 70 8 (2021) 1160\u20131174. 10.1109\/TC.2021.3059962","DOI":"10.1109\/TC.2021.3059962"},{"key":"e_1_3_3_1_49_2","doi-asserted-by":"crossref","unstructured":"Thierry Moreau Tianqi Chen Luis Vega Jared Roesch Eddie Yan Lianmin Zheng Josh Fromm Ziheng Jiang Luis Ceze Carlos Guestrin et\u00a0al. 2019. A hardware\u2013software blueprint for flexible deep learning specialization. IEEE Micro 39 5 (2019) 8\u201316.","DOI":"10.1109\/MM.2019.2928962"},{"key":"e_1_3_3_1_50_2","unstructured":"Davide Pala. 2017. Design and programming of a coprocessor for a RISC-V architecture. Ph.\u00a0D. Dissertation. Politecnico di Torino."},{"key":"e_1_3_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"e_1_3_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"e_1_3_3_1_53_2","doi-asserted-by":"publisher","unstructured":"Xiaochen Peng Rui Liu and Shimeng Yu. 2020. Optimizing Weight Mapping and Data Flow for Convolutional Neural Networks on Processing-in-Memory Architectures. IEEE Transactions on Circuits and Systems I: Regular Papers 67 4 (2020) 1333\u20131343. 10.1109\/TCSI.2019.2958568","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"e_1_3_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00020"},{"key":"e_1_3_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE43902.2021.00113"},{"key":"e_1_3_3_1_56_2","doi-asserted-by":"publisher","unstructured":"Cagla\u00a0Irmak Rumelili\u00a0K\u00f6ksal and S\u0131dd\u0131ka\u00a0Berna \u00d6rs Yal\u00e7\u0131n. 2025. Efficient Modeling and Usage of Scratchpad Memory for Artificial Intelligence Accelerators. Electronics 14 5 (2025). 10.3390\/electronics14051032","DOI":"10.3390\/electronics14051032"},{"key":"e_1_3_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"e_1_3_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"e_1_3_3_1_59_2","volume-title":"International Conference on Learning Representations","author":"Simonyan Karen","year":"2015","unstructured":"Karen Simonyan and Andrew Zisserman. 2015. Very Deep Convolutional Networks for Large-Scale Image Recognition. In International Conference on Learning Representations."},{"key":"e_1_3_3_1_60_2","doi-asserted-by":"publisher","unstructured":"Abhishek Singh Shail Dave Pantea Zardoshti Robert Brotzman Chao Zhang Xiaochen Guo Aviral Shrivastava Gang Tan and Michael Spear. 2021. SPX64: A Scratchpad Memory for General-purpose Microprocessors. ACM Trans. Archit. Code Optim. 18 1 Article 14 (Dec. 2021) 26\u00a0pages. 10.1145\/3436730","DOI":"10.1145\/3436730"},{"key":"e_1_3_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247928"},{"key":"e_1_3_3_1_62_2","volume-title":"Proc. 7th RISC-V Workshop","author":"Terpstra W","year":"2017","unstructured":"W Terpstra. 2017. TileLink: A Free And Open Source, High Performance Scalable Cache Coherent Fabric Designed for RISC-V. In Proc. 7th RISC-V Workshop."},{"key":"e_1_3_3_1_63_2","first-page":"10347","volume-title":"International conference on machine learning","author":"Touvron Hugo","year":"2021","unstructured":"Hugo Touvron, Matthieu Cord, Matthijs Douze, Francisco Massa, Alexandre Sablayrolles, and Herv\u00e9 J\u00e9gou. 2021. Training data-efficient image transformers & distillation through attention. In International conference on machine learning. PMLR, 10347\u201310357."},{"key":"e_1_3_3_1_64_2","doi-asserted-by":"publisher","unstructured":"Yaman Umuroglu Davide Conficconi Lahiru Rasnayake Thomas\u00a0B. Preusser and Magnus Sj\u00e4lander. 2019. Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing. ACM Trans. Reconfigurable Technol. Syst. 12 3 Article 15 (Aug. 2019) 24\u00a0pages. 10.1145\/3337929","DOI":"10.1145\/3337929"},{"key":"e_1_3_3_1_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00059"},{"key":"e_1_3_3_1_66_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"e_1_3_3_1_67_2","first-page":"11875","volume-title":"International Conference on Machine Learning","author":"Yao Zhewei","year":"2021","unstructured":"Zhewei Yao, Zhen Dong, Zhangcheng Zheng, Amir Gholami, Jiali Yu, Eric Tan, Leyuan Wang, Qijing Huang, Yida Wang, Michael Mahoney, et\u00a0al. 2021. Hawq-v3: Dyadic neural network quantization. In International Conference on Machine Learning. PMLR, 11875\u201311886."},{"key":"e_1_3_3_1_68_2","doi-asserted-by":"crossref","unstructured":"Le Ye Zhixuan Wang Ying Liu Peiyu Chen Heyi Li Hao Zhang Meng Wu Wei He Linxiao Shen Yihan Zhang et\u00a0al. 2021. The challenges and emerging technologies for low-power artificial intelligence IoT systems. IEEE Transactions on Circuits and Systems I: Regular Papers 68 12 (2021) 4821\u20134834.","DOI":"10.1109\/TCSI.2021.3095622"},{"key":"e_1_3_3_1_69_2","unstructured":"Shihui Yin Zhewei Jiang Jae-Sun Seo and Mingoo Seok. 2020. XNOR-SRAM: In-memory computing SRAM macro for binary\/ternary deep neural networks. IEEE Journal of Solid-State Circuits 55 6 (2020) 1733\u20131743."},{"key":"e_1_3_3_1_70_2","doi-asserted-by":"crossref","unstructured":"Bo Zhang Shihui Yin Minkyu Kim Jyotishman Saikia Soonwan Kwon Sungmeen Myung Hyunsoo Kim Sang\u00a0Joon Kim Jae-Sun Seo and Mingoo Seok. 2022. PIMCA: A programmable in-memory computing accelerator for energy-efficient DNN inference. IEEE Journal of Solid-State Circuits 58 5 (2022) 1436\u20131449.","DOI":"10.1109\/JSSC.2022.3211290"},{"key":"e_1_3_3_1_71_2","first-page":"1","volume-title":"Fourth Workshop on Computer Architecture Research with RISC-V","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. Sonicboom: The 3rd generation berkeley out-of-order machine. In Fourth Workshop on Computer Architecture Research with RISC-V , Vol.\u00a05. International Symposium on Computer Architecture Valencia, Spain, 1\u20137."},{"key":"e_1_3_3_1_72_2","unstructured":"Qihuang Zhong Liang Ding Yibing Zhan Yu Qiao Yonggang Wen Li Shen Juhua Liu Baosheng Yu Bo Du Yixin Chen et\u00a0al. 2022. Toward efficient language model pretraining and downstream adaptation via self-evolution: A case study on superglue. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2212.01853 (2022). Preprint no volume or number."},{"key":"e_1_3_3_1_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731657"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:43:59Z","timestamp":1769463839000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756066"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":72,"alternative-id":["10.1145\/3725843.3756066","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756066","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}