{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T08:03:02Z","timestamp":1776931382779,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":61,"publisher":"ACM","funder":[{"name":"IBM IIDAI"},{"name":"NRF Korea","award":["RS-2024-00405857"],"award-info":[{"award-number":["RS-2024-00405857"]}]},{"name":"MSIT IITP","award":["RS-2024-00456287"],"award-info":[{"award-number":["RS-2024-00456287"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756074","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"1735-1748","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["ShadowBinding: Realizing Effective Microarchitectures for In-Core Secure Speculation Schemes"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-7112-865X","authenticated-orcid":false,"given":"Amund Bergland","family":"Kvalsvik","sequence":"first","affiliation":[{"name":"Norwegian University of Science and Technology, Trondheim, Norway"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4232-6976","authenticated-orcid":false,"given":"Magnus","family":"Sj\u00e4lander","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology, Trondheim, Norway"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833711"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623770"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480074"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00022"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00020"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446708"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293894"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480068"},{"key":"e_1_3_3_1_12_2","unstructured":"Standard Performance\u00a0Evaluation Corporation. 2017. SPEC CPU2017 Benchmark Suite. http:\/\/www.specbench.org\/cpu2017\/"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.2200\/S00273ED1V01Y201006CAC010"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","unstructured":"Lieven Eeckhout. 2022. A First-Order Model to Assess Computer Architecture Sustainability. IEEE Computer Architecture Letters 21 (July 2022) 137\u2013140. Issue 2. 10.1109\/LCA.2022.3217366","DOI":"10.1109\/LCA.2022.3217366"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640415"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3411504.3421216"},{"key":"e_1_3_3_1_17_2","unstructured":"Abraham Gonzalez Ed Younis Ben Korpan and Jerry Zhao. 2019. BOOM Speculative Attacks. https:\/\/github.com\/riscv-boom\/boom-attacks"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC59245.2023.00019"},{"key":"e_1_3_3_1_19_2","unstructured":"Intel. 2018. Retpoline: A Branch Target Injection Mitigation. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/retpoline-a-branch-target-injection-mitigation.pdf"},{"key":"e_1_3_3_1_20_2","unstructured":"Intel. 2018. Speculative Execution Side Channel Mitigations. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/336996-speculative-execution-side-channel-mitigations.pdf"},{"key":"e_1_3_3_1_21_2","unstructured":"Intel. 2018. Speculative Store Bypass \/ CVE-2018-3639 \/ INTEL-SA-00115. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/advisory-guidance\/speculative-store-bypass.html"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323843"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","unstructured":"Hai Jin Zhuo He and Weizhong Qiang. 2022. SpecTerminator: Blocking Speculative Side Channels Based on Instruction Classes on RISC-V. ACM Transactions on Architecture and Code Optimization 20 (Nov. 2022) 3566053. Issue 1. 10.1145\/3566053","DOI":"10.1145\/3566053"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10011"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"e_1_3_3_1_27_2","unstructured":"Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative Buffer Overflows: Attacks and Defenses. arxiv:https:\/\/arXiv.org\/abs\/1807.03757\u00a0[cs] http:\/\/arxiv.org\/abs\/1807.03757"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00033"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589088"},{"key":"e_1_3_3_1_31_2","unstructured":"Chester Lam. 2024. Intel\u2019s Redwood Cove: Baby Steps are Still Steps. https:\/\/chipsandcheese.com\/p\/intels-redwood-cove-baby-steps-are-still-steps"},{"key":"e_1_3_3_1_32_2","unstructured":"Chester Lam. 2024. Running SPEC CPU2017 at Chips and Cheese?https:\/\/chipsandcheese.com\/p\/running-spec-cpu2017-at-chips-and-cheese"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00016"},{"key":"e_1_3_3_1_34_2","first-page":"973","volume-title":"Proceedings of the USENIX Security Symposium","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In Proceedings of the USENIX Security Symposium. 973\u2013990. https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/lipp"},{"key":"e_1_3_3_1_35_2","first-page":"1397","volume-title":"Proceedings of the USENIX Security Symposium","author":"Loughlin Kevin","year":"2021","unstructured":"Kevin Loughlin, Ian Neal, Jiacheng Ma, Elisa Tsai, Ofir Weisse, Satish Narayanasamy, and Baris Kasikci. 2021. DOLMA: Securing Speculation with the Principle of Transient Non-Observability. In Proceedings of the USENIX Security Symposium. 1397\u20131414. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/loughlin"},{"key":"e_1_3_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"e_1_3_3_1_37_2","unstructured":"Ross Mcilroy Jaroslav Sevcik Tobias Tebbi Ben\u00a0L. Titzer and Toon Verwaest. 2019. Spectre is here to stay: An analysis of side-channels and speculative execution. arxiv:https:\/\/arXiv.org\/abs\/1902.05178\u00a0[cs] http:\/\/arxiv.org\/abs\/1902.05178"},{"key":"e_1_3_3_1_38_2","unstructured":"Michael Metcalf. 2020. 548.exchange2_r. https:\/\/www.spec.org\/cpu2017\/Docs\/benchmarks\/548.exchange2_r.html"},{"key":"e_1_3_3_1_39_2","first-page":"1433","volume-title":"Proceedings of the USENIX Security Symposium","author":"Narayan Shravan","year":"2021","unstructured":"Shravan Narayan, Craig Disselkoen, Daniel Moghimi, Sunjay Cauligi, Evan Johnson, Zhao Gang, Anjo Vahldiek-Oberwagner, Ravi Sahita, Hovav Shacham, Dean Tullsen, and Deian Stefan. 2021. Swivel: Hardening WebAssembly against Spectre. In Proceedings of the USENIX Security Symposium. 1433\u20131450. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/narayan"},{"key":"e_1_3_3_1_40_2","unstructured":"Andrew Pardoe. 2018. Spectre mitigations in MSVC. https:\/\/devblogs.microsoft.com\/cppblog\/spectre-mitigations-in-msvc\/"},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323979"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00052"},{"key":"e_1_3_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527429"},{"key":"e_1_3_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00036"},{"key":"e_1_3_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"key":"e_1_3_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3310273.3321558"},{"key":"e_1_3_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322216"},{"key":"e_1_3_3_1_48_2","doi-asserted-by":"publisher","unstructured":"Christos Sakalis Stefanos Kaxiras Alberto Ros Alexandra Jimborean and Magnus Sj\u00e4lander. 2020. Understanding Selective Delay as a Method for Efficient Secure Speculative Execution. IEEE Trans. Comput. 69 (Nov. 2020) 1584\u20131595. Issue 11. 10.1109\/TC.2020.3014456","DOI":"10.1109\/TC.2020.3014456"},{"key":"e_1_3_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_3_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"e_1_3_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676757"},{"key":"e_1_3_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527398"},{"key":"e_1_3_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024404"},{"key":"e_1_3_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833802"},{"key":"e_1_3_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414640"},{"key":"e_1_3_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"key":"e_1_3_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"e_1_3_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00064"},{"key":"e_1_3_3_1_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"e_1_3_3_1_60_2","unstructured":"Jerry Zhao. 2024. The Berkeley Out-of-Order RISC-V Processor. https:\/\/github.com\/riscv-boom\/riscv-boom"},{"key":"e_1_3_3_1_61_2","first-page":"7","volume-title":"Proceedings of the Workshop on Computer Architecture Research with RISC-V","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. In Proceedings of the Workshop on Computer Architecture Research with RISC-V. 7."},{"key":"e_1_3_3_1_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00094"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:42:18Z","timestamp":1769463738000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756074"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":61,"alternative-id":["10.1145\/3725843.3756074","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756074","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}