{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T08:00:19Z","timestamp":1776931219605,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":95,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T00:00:00Z","timestamp":1760659200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["2048144, 2422169, 2427109"],"award-info":[{"award-number":["2048144, 2422169, 2427109"]}]},{"name":"U.S. Department of Energy, Office of Science, National Quantum Information Science Research Centers, Quantum Science Center"},{"name":"U.S. Department of Energy, Office of Science, Oak Ridge Leadership Computing Facility","award":["DE-AC05-00OR22725"],"award-info":[{"award-number":["DE-AC05-00OR22725"]}]},{"name":"U.S. Department of Energy, Pacific Northwest National Laboratory","award":["DE-AC05-76RL01830"],"award-info":[{"award-number":["DE-AC05-76RL01830"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756093","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"1777-1792","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Learning to Walk: Architecting Learned Virtual Memory Translation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7856-4274","authenticated-orcid":false,"given":"Kaiyang","family":"Zhao","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3082-397X","authenticated-orcid":false,"given":"Yuang","family":"Chen","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8247-9541","authenticated-orcid":false,"given":"Xenia","family":"Xu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0945-4429","authenticated-orcid":false,"given":"Dan","family":"Schatzberg","sequence":"additional","affiliation":[{"name":"Meta, New York, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2817-0223","authenticated-orcid":false,"given":"Nastaran","family":"Hajinaza","sequence":"additional","affiliation":[{"name":"Intel, Hillsboro, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-5940-181X","authenticated-orcid":false,"given":"Rupin","family":"Vakharwala","sequence":"additional","affiliation":[{"name":"Intel, Hillsboro, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6022-8098","authenticated-orcid":false,"given":"Andy","family":"Anderson","sequence":"additional","affiliation":[{"name":"Intel, Hillsboro, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0289-5499","authenticated-orcid":false,"given":"Dimitrios","family":"Skarlatos","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168860"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337214"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080209"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00050"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44757-4"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Rajeev Balasubramonian Andrew\u00a0B. Kahng Naveen Muralimanohar Ali Shafiee and Vaishnav Srinivas. 2017. CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories. ACM Transactions on Architecture and Code Optimization 14 2 Article 14 (June 2017) 14:1\u201314:25\u00a0pages.","DOI":"10.1145\/3085572"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000101"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_3_1_12_2","first-page":"10","volume-title":"USENIX annual technical conference, FREENIX Track","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard. 2005. QEMU, a fast and portable dynamic translator.. In USENIX annual technical conference, FREENIX Track , Vol.\u00a041. USENIX, 10\u20135555."},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037705"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014896"},{"key":"e_1_3_3_1_17_2","volume-title":"Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XV)","author":"Bhattacharjee Abhishek","year":"2010","unstructured":"Abhishek Bhattacharjee and Margaret Martonosi. 2010. Inter-Core Cooperative TLB Prefetchers for Chip Multiprocessors. In Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XV)."},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3669940.3707217"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","unstructured":"Lixiao Cui Yijing Luo Yusen Li Gang Wang and Xiaoguang Liu. 2024. When Learned Indexes Meet Persistent Memory: The Analysis and the Optimization. IEEE Transactions on Knowledge and Data Engineering 36 12 (2024) 9517\u20139531. 10.1109\/TKDE.2023.3342825","DOI":"10.1109\/TKDE.2023.3342825"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541946"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3318464.3389711"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.5555\/296806.296833"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","unstructured":"Paolo Ferragina and Giorgio Vinciguerra. 2020. The PGM-index: a fully-dynamic compressed learned index with provable worst-case bounds. Proceedings of the VLDB Endowment 13 8 (2020) 1162\u20131175. 10.14778\/3389133.3389135","DOI":"10.14778\/3389133.3389135"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575697"},{"key":"e_1_3_3_1_26_2","unstructured":"Brad Fitzpatrick. 2004. Distributed Caching with Memcached. Linux Journal 2004 124 (2004)."},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"crossref","unstructured":"Dimitris Fotakis Rasmus Pagh Peter Sanders and Paul Spirakis. 2005. Space Efficient Hash Tables with Worst Case Constant Access Time. Theory of Computing Systems 38 2 (Feb. 2005) 229\u2013248.","DOI":"10.1007\/s00224-004-1195-x"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.37"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.67"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.5555\/2643634.2643659"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24322-6_24"},{"key":"e_1_3_3_1_32_2","unstructured":"Mel Gorman and Andy Whitcroft. [n. d.]. Linux Symposium title = The what the why and the where to of anti-fragmentation. year = 2005 ."},{"key":"e_1_3_3_1_33_2","volume-title":"Proceedings of the 2005 USENIX Annual Technical Conference (USENIX ATC\u201905)","author":"Gray Charles","year":"2005","unstructured":"Charles Gray, Matthew Chapman, Peter Chubb, David Mosberger-Tang, and Gernot Heiser. 2005. Itanium \u2014 A System Implementor\u2019s Tale. In Proceedings of the 2005 USENIX Annual Technical Conference (USENIX ATC\u201905)."},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731187"},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00047"},{"key":"e_1_3_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00089"},{"key":"e_1_3_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173194"},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165128"},{"key":"e_1_3_3_1_39_2","first-page":"257","volume-title":"15th USENIX Symposium on Operating Systems Design and Implementation (OSDI 21)","author":"Hunter A.H.","year":"2021","unstructured":"A.H. Hunter, Chris Kennelly, Paul Turner, Darryl Gove, Tipp Moseley, and Parthasarathy Ranganathan. 2021. Beyond malloc efficiency to fleet efficiency: a hugepage-aware memory allocator. In 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI 21). USENIX Association, 257\u2013273. https:\/\/www.usenix.org\/conference\/osdi21\/presentation\/hunter"},{"key":"e_1_3_3_1_40_2","unstructured":"Intel. 2022. Intel\u00ae Optane\u2122 Persistent Memory. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html."},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"key":"e_1_3_3_1_42_2","volume-title":"Proceedings of the 2024 USENIX Annual Technical Conference (USENIX ATC\u201924)","author":"Jalalian Sepehr","year":"2024","unstructured":"Sepehr Jalalian, Shaurya Patel, Milad\u00a0Rezaei Hajidehi, Margo Seltzer, and Alexandra Fedorova. 2024. EXTMEM: Enabling Application-Aware Virtual Memory Management for Data-Intensive Applications. In Proceedings of the 2024 USENIX Annual Technical Conference (USENIX ATC\u201924)."},{"key":"e_1_3_3_1_43_2","doi-asserted-by":"publisher","unstructured":"Aamer Jaleel Eiman Ebrahimi and Sam Duncan. 2019. DUCATI: High-performance Address Translation by Extending TLB Reach of GPU-accelerated Systems. ACM Trans. Archit. Code Optim. 16 1 Article 6 (mar 2019) 24\u00a0pages. 10.1145\/3309710","DOI":"10.1145\/3309710"},{"key":"e_1_3_3_1_44_2","doi-asserted-by":"crossref","unstructured":"Joefon Jann Paul Mackerras John Ludden Michael Gschwind Wade Ouren Stuart Jacobs Brian\u00a0F. Veale and David Edelsohn. 2018. IBM POWER9 system software. IBM Journal of Research and Development 62 4\/5 (June 2018).","DOI":"10.1147\/JRD.2018.2846959"},{"key":"e_1_3_3_1_45_2","unstructured":"jemalloc. 2025. jemalloc. https:\/\/jemalloc.net."},{"key":"e_1_3_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623789"},{"key":"e_1_3_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614276"},{"key":"e_1_3_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446100"},{"key":"e_1_3_3_1_50_2","volume-title":"Proceedings of the 2003 USENIX Annual Technical Conference (USENIX ATC\u201903)","author":"King Samuel\u00a0T.","year":"2003","unstructured":"Samuel\u00a0T. King, George\u00a0W. Dunlap, and Peter\u00a0M. Chen. 2003. Operating System Support for Virtual Machines. In Proceedings of the 2003 USENIX Annual Technical Conference (USENIX ATC\u201903)."},{"key":"e_1_3_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3401071.3401659"},{"key":"e_1_3_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/3183713.3196909"},{"key":"e_1_3_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026931"},{"key":"e_1_3_3_1_54_2","doi-asserted-by":"publisher","unstructured":"Baotong Lu Jialin Ding Eric Lo Umar\u00a0Farooq Minhas and Tianzheng Wang. 2021. APEX: a high-performance learned index on persistent memory. Proc. VLDB Endow. 15 3 (Nov. 2021) 597\u2013610. 10.14778\/3494124.3494141","DOI":"10.14778\/3494124.3494141"},{"key":"e_1_3_3_1_55_2","unstructured":"Yongping Luo Peiquan Jin Zhaole Chu Xiaoliang Wang Yigui Yuan Zhou Zhang Yun Luo Xufei Wu and Peng Zou. 2023. Morphtree: a polymorphic main-memory learned index for dynamic workloads. The VLDB Journal (2023) 1\u201320."},{"key":"e_1_3_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"key":"e_1_3_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378525"},{"key":"e_1_3_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1145\/3459898.3463905"},{"key":"e_1_3_3_1_59_2","volume-title":"Workshop on ML for Systems at NeurIPS","author":"Margaritov Artemiy","year":"2018","unstructured":"Artemiy Margaritov, Dmitrii Ustiugov, Edouard Bugnion, and Boris Grot. 2018. Virtual address translation via learned page table indexes. In Workshop on ML for Systems at NeurIPS."},{"key":"e_1_3_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358294"},{"key":"e_1_3_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"e_1_3_3_1_62_2","doi-asserted-by":"crossref","unstructured":"Rasmus Pagh and Flemming\u00a0Friche Rodler. 2004. Cuckoo Hashing. Journal of Algorithms 51 2 (May 2004) 122\u2013144.","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"e_1_3_3_1_63_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304064"},{"key":"e_1_3_3_1_64_2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173203"},{"key":"e_1_3_3_1_65_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507718"},{"key":"e_1_3_3_1_66_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"e_1_3_3_1_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_3_1_68_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"e_1_3_3_1_69_2","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314637"},{"key":"e_1_3_3_1_70_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00012"},{"key":"e_1_3_3_1_71_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480062"},{"key":"e_1_3_3_1_72_2","unstructured":"Facebook Research. 2025. DCPerf benchmark suite for hyperscale cloud applications. https:\/\/github.com\/facebookresearch\/DCPerf."},{"key":"e_1_3_3_1_73_2","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188618"},{"key":"e_1_3_3_1_74_2","doi-asserted-by":"publisher","unstructured":"Paul Rosenfeld Elliott Cooper-Balis and Bruce Jacob. 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. IEEE Computer Architecture Letters 10 1 (Jan 2011) 16\u201319. 10.1109\/L-CA.2011.4","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_3_1_75_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080210"},{"key":"e_1_3_3_1_76_2","doi-asserted-by":"crossref","unstructured":"Ibrahim Sabek Kapil Vaidya Dominik Horn Andreas Kipf Michael Mitzenmacher and Tim Kraska. 2022. Can Learned Models Replace Hash Functions?Proceedings of the VLDB Endowment 16 3 (2022) 532\u2013545.","DOI":"10.14778\/3570690.3570702"},{"key":"e_1_3_3_1_77_2","unstructured":"Samsung. 2019. Samsung Electronics Introduces Industry\u2019s First 512GB CXL Memory Module.https:\/\/news.samsung.com\/global\/samsung-electronics-introduces-industrys-first-512gb-cxl-memory-module."},{"key":"e_1_3_3_1_78_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378493"},{"key":"e_1_3_3_1_79_2","doi-asserted-by":"publisher","unstructured":"J.\u00a0E. Smith and Ravi Nair. 2005. The Architecture of Virtual Machines. IEEE Computer 38 5 (2005) 32\u201338. 10.1109\/MC.2005.173","DOI":"10.1109\/MC.2005.173"},{"key":"e_1_3_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071061"},{"key":"e_1_3_3_1_81_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507720"},{"key":"e_1_3_3_1_82_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575744"},{"key":"e_1_3_3_1_83_2","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_3_1_84_2","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_3_1_85_2","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140406"},{"key":"e_1_3_3_1_86_2","doi-asserted-by":"publisher","DOI":"10.1145\/3332466.3374547"},{"key":"e_1_3_3_1_87_2","unstructured":"tcmalloc. 2025. tcmalloc. https:\/\/github.com\/google\/tcmalloc."},{"key":"e_1_3_3_1_88_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480049"},{"key":"e_1_3_3_1_89_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00016"},{"key":"e_1_3_3_1_90_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623795"},{"key":"e_1_3_3_1_91_2","doi-asserted-by":"publisher","DOI":"10.14778\/3457390.3457393"},{"key":"e_1_3_3_1_92_2","unstructured":"www.7-cpu.com. 2023. Intel Skylake Timing. https:\/\/www.7-cpu.com\/cpu\/Skylake.html."},{"key":"e_1_3_3_1_93_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322223"},{"key":"e_1_3_3_1_94_2","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901456"},{"key":"e_1_3_3_1_95_2","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640358"},{"key":"e_1_3_3_1_96_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589079"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756093","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:44:54Z","timestamp":1769463894000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756093"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":95,"alternative-id":["10.1145\/3725843.3756093","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756093","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}