{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T08:02:04Z","timestamp":1776931324811,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","funder":[{"name":"EPSRC","award":["EP\/W00576X\/1"],"award-info":[{"award-number":["EP\/W00576X\/1"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756106","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"899-914","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Ghost Threading: Helper-Thread Prefetching for Real Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-0169-3864","authenticated-orcid":false,"given":"Yuxin","family":"Guo","sequence":"first","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1264-5274","authenticated-orcid":false,"given":"Akshay","family":"Bhosale","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0076-1059","authenticated-orcid":false,"given":"Utpal","family":"Bora","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4091-5355","authenticated-orcid":false,"given":"Alexandra W.","family":"Chadwick","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5146-4361","authenticated-orcid":false,"given":"M\u00e1rton","family":"Erd\u0151s","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3179-5873","authenticated-orcid":false,"given":"Giacomo","family":"Gabrielli","sequence":"additional","affiliation":[{"name":"Arm, Cambridge, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4114-7661","authenticated-orcid":false,"given":"Timothy M.","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863749"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173189"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","unstructured":"Sam Ainsworth and Timothy\u00a0M. Jones. 2019. Software Prefetching for Indirect Memory Accesses: A Microarchitectural Perspective. ACM Trans. Comput. Syst. 36 3 (2019). 10.1145\/3319393","DOI":"10.1145\/3319393"},{"key":"e_1_3_3_2_5_2","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP Benchmark Suite. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1508.03619 (2015)."},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750407"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","unstructured":"Tien-Fu Chen and Jean-Loup Baer. 1995. Effective Hardware-Based Data Prefetching for High-Performance Processors. IEEE Trans. Comput. 44 5 (1995). 10.1109\/12.381947","DOI":"10.1109\/12.381947"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991128"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697004"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","unstructured":"Saugata Ghose Tianshi Li Nastaran Hajinazar Damla\u00a0Senol Cali and Onur Mutlu. 2019. Demystifying Complex Workload-DRAM Interactions: An Experimental Study. Proceedings of the ACM on Measurement and Analysis of Computing Systems 3 3 (2019). 10.1145\/3366708","DOI":"10.1145\/3366708"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO57630.2024.10444771"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783764"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830812"},{"key":"e_1_3_3_2_15_2","unstructured":"Intel. 2022. Intel\u00ae Core\u2122 i7-12700 Processor. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/134591\/intel-core-i7-12700-processor-25m-cache-up-to-4-90-ghz.html."},{"key":"e_1_3_3_2_16_2","unstructured":"Intel. 2024. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual Combined Volumes: 1 2A 2B 2C 2D 3A 3B 3C 3D and 4. https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/825743\/intel-64-and-ia-32-architectures-software-developer-s-manual-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4.html."},{"key":"e_1_3_3_2_17_2","unstructured":"Intel. 2025. Intel(R) RDT Software Package. https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/789566\/intel-resource-director-technology-intel-rdt-architecture-specification.html."},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651373"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639375"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950411"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","unstructured":"Kashif\u00a0Nizam Khan Mikael Hirki Tapio Niemi Jukka\u00a0K. Nurminen and Zhonghong Ou. 2018. RAPL in Action: Experiences in Using RAPL for Power Measurements. ACM Trans. Model. Perform. Evaluation Comput. Syst. 3 2 (2018). 10.1145\/3177754","DOI":"10.1145\/3177754"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281661"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605415"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304052"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_3_2_28_2","unstructured":"Linux. 2023. perf: Linux profiling with performance counters. https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page."},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507745"},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_3_3_2_31_2","unstructured":"Deborah\u00a0T Marr Frank Binns David\u00a0L Hill Glenn Hinton David\u00a0A Koufaty J\u00a0Alan Miller and Michael Upton. 2002. Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal 6 1 (2002)."},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3497776.3517783"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.49"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00024"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00040"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614255"},{"key":"e_1_3_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480053"},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658635"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527398"},{"key":"e_1_3_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00020"},{"key":"e_1_3_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"e_1_3_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863738"},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192393"},{"key":"e_1_3_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_3_3_2_48_2","doi-asserted-by":"publisher","unstructured":"Steven\u00a0P. Vanderwiel and David\u00a0J. Lilja. 2000. Data prefetch mechanisms. Comput. Surveys 32 2 (2000). 10.1145\/358923.358939","DOI":"10.1145\/358923.358939"},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:43:43Z","timestamp":1769463823000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756106"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":49,"alternative-id":["10.1145\/3725843.3756106","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756106","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}