{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T08:16:32Z","timestamp":1769501792723,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":58,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090022,62090023"],"award-info":[{"award-number":["62090022,62090023"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDA0320000,XDA0320300"],"award-info":[{"award-number":["XDA0320000,XDA0320300"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756108","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"1462-1476","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["DiffTest-H: Toward Semantic-Aware Communication in Hardware-Accelerated Processor Verification"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-2286-6766","authenticated-orcid":false,"given":"Kunlin","family":"You","sequence":"first","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9702-2542","authenticated-orcid":false,"given":"Yinan","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7650-6363","authenticated-orcid":false,"given":"Kehan","family":"Feng","sequence":"additional","affiliation":[{"name":"Beijing Institute of Open Source Chip, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-7326-3211","authenticated-orcid":false,"given":"Luoshan","family":"Cai","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-3725-1446","authenticated-orcid":false,"given":"Yaoyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Beijing Institute of Open Source Chip, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6565-5276","authenticated-orcid":false,"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/215399.215427"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"crossref","unstructured":"Scott Beamer. 2020. A case for accelerating software RTL simulation. IEEE Micro 40 4 (2020) 112\u2013119.","DOI":"10.1109\/MM.2020.2997639"},{"key":"e_1_3_3_2_5_2","volume-title":"Workshop on Open-Source EDA Technology (WOSET), at International Conference on Computer-Aided Design (ICCAD)","author":"Beamer Scott","year":"2021","unstructured":"Scott Beamer, Thomas Nijssen, Krishna Pandian, and Kyle Zhang. 2021. ESSENT: A high-performance RTL simuator. In Workshop on Open-Source EDA Technology (WOSET), at International Conference on Computer-Aided Design (ICCAD)."},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K. Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R. Hower Tushar Krishna Somayeh Sardashti Rathijit Sen Korey Sewell Muhammad Shoaib Nilay Vaish Mark\u00a0D. Hill and David\u00a0A Wood. 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39 2 (2011) 1\u20137.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_2_7_2","volume-title":"Workshop on Open-Source EDA Technology (WOSET)","author":"Birch Peter","year":"2022","unstructured":"Peter Birch. 2022. Open source FPGA-based emulation with nexus. In Workshop on Open-Source EDA Technology (WOSET) , Vol.\u00a01."},{"key":"e_1_3_3_2_8_2","unstructured":"Cadence. n. d.. Palladium. https:\/\/www.cadence.com\/ en_US\/home\/tools\/system-design-and-verification\/emulation-and-prototyping\/palladium.html"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228531"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00014"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897972"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00064"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/155332.155333"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"J. Darringer E. Davidson D.J. Hathaway B. Koenemann M. Lavin J.K. Morrell K. Rahmat W. Roesner E. Schanzenbach G. Tellez and L. Trevillyan. 2000. EDA in IBM: past present and future. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19 12 (2000) 1476\u20131497.","DOI":"10.1109\/43.898827"},{"key":"e_1_3_3_2_15_2","volume-title":"Design and Verification Conference and Exhibition (DVCon)","author":"Davidmann Simon","year":"2022","unstructured":"Simon Davidmann and Lee Moore. 2022. Introduction to the 5 Levels of RISC-V Processor Verification. In Design and Verification Conference and Exhibition (DVCon)."},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614257"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3623278.3624750"},{"key":"e_1_3_3_2_18_2","unstructured":"Harry\u00a0D. Foster. 2022. Part 3: The 2022 Wilson Research Group Functional Verification Study. https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2022\/10\/30\/part-3-the-2022-wilson-research-group-functional-verification-study\/"},{"key":"e_1_3_3_2_19_2","unstructured":"Harry\u00a0D. Foster. 2024. Wilson Research Group IC\/ASIC functional verification trend report. https:\/\/resources.sw.siemens.com\/en-US\/white-paper-2024-wilson-research-group-ic-asic-functional-verification-trend-report\/"},{"key":"e_1_3_3_2_20_2","series-title":"(DATE \u201914)","volume-title":"Proceedings of the Conference on Design, Automation & Test in Europe","author":"Hsu Chang-Hong","year":"2014","unstructured":"Chang-Hong Hsu, Debapriya Chatterjee, Ronny Morad, Raviv Gal, and Valeria Bertacco. 2014. ArChiVED: architectural checking via event digests for high performance validation. In Proceedings of the Conference on Design, Automation & Test in Europe (Dresden, Germany) (DATE \u201914). European Design and Automation Association, Leuven, BEL, Article 317, 6\u00a0pages."},{"key":"e_1_3_3_2_21_2","unstructured":"RISC-V International. 2025. Spike a RISC-V ISA Simulator.https:\/\/github.com\/riscv-software-src\/riscv-isa-sim"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480092"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240580"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00021"},{"key":"e_1_3_3_2_26_2","unstructured":"Sunwoo Kim Jooho Wang Youngho Seo Sanghun Lee Yeji Park Sungkyung Park and Chester\u00a0Sungchung Park. 2020. Transaction-level model simulator for communication-limited accelerators. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2007.14897 (2020)."},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/NaNA.2017.31"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3545008.3545091"},{"key":"e_1_3_3_2_29_2","unstructured":"lowRISC. 2025. Ibex. https:\/\/ibex-core.readthedocs.io\/en\/latest\/03_reference\/verification.html"},{"key":"e_1_3_3_2_30_2","unstructured":"S Marconi E Conti P Placidi J Christiansen and T Hemperek. 2017. IEEE Standard for Universal Verification Methodology Language Reference Manual."},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"crossref","unstructured":"Romina\u00a0Soledad Molina Veronica Gil-Costa Mar\u00eda\u00a0Liz Crespo and Giovanni Ramponi. 2022. High-level synthesis hardware design for fpga-based accelerators: Models methodologies and frameworks. IEEE Access 10 (2022) 90429\u201390455.","DOI":"10.1109\/ACCESS.2022.3201107"},{"key":"e_1_3_3_2_32_2","unstructured":"Anoop Mysore\u00a0Nataraja. 2023. A Research-Fertile Co-Emulation Framework for RISC-V Processor Verification. Master\u2019s thesis. University of Washington."},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3230543.3230560"},{"key":"e_1_3_3_2_34_2","unstructured":"OpenXiangShan. 2025. NEMU. https:\/\/github.com\/OpenXiangShan\/NEMU"},{"key":"e_1_3_3_2_35_2","unstructured":"OpenXiangShan. n. d.. DiffTest. https:\/\/github.com\/OpenXiangShan\/difftest"},{"key":"e_1_3_3_2_36_2","unstructured":"OpenXiangShan. n. d.. XiangShan. https:\/\/github.com\/OpenXiangShan\/XiangShan"},{"key":"e_1_3_3_2_37_2","unstructured":"OSCPU. n. d.. NutShell. https:\/\/github.com\/OSCPU\/NutShell"},{"key":"e_1_3_3_2_38_2","first-page":"2","volume-title":"Design, Verification & Test of Low Power and Secure Systems (DVCon)","author":"Ponnambalam Lakshmanan","year":"2017","unstructured":"Lakshmanan Ponnambalam. 2017. Efficient SCE-MI Usage to Accelerate TBA Performance. In Design, Verification & Test of Low Power and Secure Systems (DVCon). IEEE, 2\u20132. https:\/\/dvcon-proceedings.org\/document\/efficient-sce-mi-usage-to-accelerate-tba-performance\/ DVCon Proceedings Archive."},{"key":"e_1_3_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105404"},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/3460319.3464842"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573187"},{"key":"e_1_3_3_2_42_2","unstructured":"Simens. n. d.. Veloce. https:\/\/eda.sw.siemens.com\/en-US\/ic\/hav\/veloce-cs\/"},{"key":"e_1_3_3_2_43_2","unstructured":"Synopsys. 2025. ImperasDV. https:\/\/www.synopsys.com\/verification\/imperasdv.html"},{"key":"e_1_3_3_2_44_2","unstructured":"Synopsys. n. d.. VCS. https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html"},{"key":"e_1_3_3_2_45_2","unstructured":"Synopsys. n. d.. ZeBu. https:\/\/www.synopsys.com\/verification\/emulation-prototyping\/emulation\/zebu-200.html"},{"key":"e_1_3_3_2_46_2","unstructured":"Bill\u00a0Jason Tomas Yingtao Jiang and Mei Yang. 2014. Co-Emulation of Scan-Chain Based Designs Utilizing SCE-MI Infrastructure. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1409.3276 (2014)."},{"key":"e_1_3_3_2_47_2","unstructured":"Verilator. n. d.. Verilator. https:\/\/github.com\/verilator\/verilator"},{"key":"e_1_3_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228382"},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582034"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/3622781.3674184"},{"key":"e_1_3_3_2_51_2","doi-asserted-by":"crossref","unstructured":"Kaifan Wang Jian Chen Yinan Xu Zihao Yu Wei He Dan Tang Ninghui Sun and Yungang Bao. 2025. XiangShan: An Open-Source Project for High-Performance RISC-V Processors Meeting Industrial-Grade Standards. IEEE Micro (2025).","DOI":"10.1109\/MM.2025.3565285"},{"key":"e_1_3_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/HCS61935.2024.10665293"},{"key":"e_1_3_3_2_53_2","unstructured":"Warren Weaver. 1953. Recent contributions to the mathematical theory of communication. ETC: a review of general semantics (1953) 261\u2013281."},{"key":"e_1_3_3_2_54_2","first-page":"1307","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Xu Jinyan","year":"2023","unstructured":"Jinyan Xu, Yiyuan Liu, Sirui He, Haoran Lin, Yajin Zhou, and Cong Wang. 2023. MorFuzz: Fuzzing processor via runtime instruction morphing enhanced synchronizable co-simulation. In 32nd USENIX Security Symposium (USENIX Security 23). 1307\u20131324."},{"key":"e_1_3_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00080"},{"key":"e_1_3_3_2_56_2","doi-asserted-by":"crossref","unstructured":"Yi-Nan Xu Zi-Hao Yu Kai-Fan Wang Hua-Qiang Wang Jia-Wei Lin Yue Jin Lin-Juan Zhang Zi-Fei Zhang Dan Tang Sa Wang Kan Shi Ning-Hui Sun and Yun-Gang Bao. 2023. Functional Verification for Agile Processor Development: A Case for Workflow Integration. Journal of Computer Science and Technology 38 4 (2023) 737\u2013753.","DOI":"10.1007\/s11390-023-3285-8"},{"key":"e_1_3_3_2_57_2","series-title":"(ASPLOS \u201923 Workshops)","volume-title":"First FireSim and Chipyard User\/Developer Workshop at ASPLOS 2023","author":"Zhang Jiahan","year":"2023","unstructured":"Jiahan Zhang, Varun Koyyalagunta, Joe Rahmeh, and Divyang Agrawal. 2023. Integrating a High-Performance Instruction Set Simulator with FireSim to Co\u2011simulate Operating System Boots. In First FireSim and Chipyard User\/Developer Workshop at ASPLOS 2023(ASPLOS \u201923 Workshops). https:\/\/fires.im\/workshop-2023-pdf\/04_integ_isa_sim_FireSim_Zhang.pdf"},{"key":"e_1_3_3_2_58_2","first-page":"1","volume-title":"Fourth Workshop on Computer Architecture Research with RISC-V","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. Sonicboom: The 3rd generation berkeley out-of-order machine. In Fourth Workshop on Computer Architecture Research with RISC-V , Vol.\u00a05. International Symposium on Computer Architecture Valencia, Spain, 1\u20137."},{"key":"e_1_3_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614301"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:43:37Z","timestamp":1769463817000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":58,"alternative-id":["10.1145\/3725843.3756108","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756108","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}