{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T08:17:16Z","timestamp":1769501836446,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","funder":[{"name":"National Key Research and Development Program of China","award":["Grant No. 2022YFB4501702"],"award-info":[{"award-number":["Grant No. 2022YFB4501702"]}]},{"name":"National Natural Science Foundation of China","award":["62421002 and U24B20151"],"award-info":[{"award-number":["62421002 and U24B20151"]}]},{"name":"National University of Defense Technology Research Project","award":["ZK22-23"],"award-info":[{"award-number":["ZK22-23"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756133","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"915-928","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Elevating Temporal Prefetching Through Instruction Correlation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7112-6045","authenticated-orcid":false,"given":"Shuiyi","family":"He","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3106-5451","authenticated-orcid":false,"given":"Zicong","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3070-6107","authenticated-orcid":false,"given":"Xuan","family":"Tang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8303-1616","authenticated-orcid":false,"given":"Hao","family":"Tang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6243-8479","authenticated-orcid":false,"given":"Dezun","family":"Dong","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3285-2625","authenticated-orcid":false,"given":"Liquan","family":"Xiao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan, China"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1002\/047166880X.ch9"},{"key":"e_1_3_3_2_3_2","unstructured":"2015. The 2nd Data Prefetching Championship (DPC-2). Available: https:\/\/comparch-conf.gatech.edu\/dpc2\/."},{"key":"e_1_3_3_2_4_2","unstructured":"2017. CRC-2 Trace. Available: http:\/\/bit.ly\/2t2nkUj."},{"key":"e_1_3_3_2_5_2","unstructured":"2019. The 3rd Data Prefetching Championship (DPC-3). Available: https:\/\/dpc3.compas.cs.stonybrook.edu\/."},{"key":"e_1_3_3_2_6_2","unstructured":"2019. Champsim Code for Triage. Available: https:\/\/github.com\/PabstMatthew\/triage-reeses."},{"key":"e_1_3_3_2_7_2","unstructured":"2019. DPC-3 Trace. Available: https:\/\/dpc3.compas.cs.stonybrook.edu\/champsim-traces\/speccpu\/."},{"key":"e_1_3_3_2_8_2","unstructured":"2020. Champsim Code for Berti. Available: https:\/\/github.com\/casper-iitb\/Berti-MICRO2022\/tree\/main\/ChampSim\/Berti\/prefetcher."},{"key":"e_1_3_3_2_9_2","unstructured":"2022. Micron DRAM Power Calculator. Available: https:\/\/www.mouser.com\/pdfDocs\/tn4007_ddr4_power_calculation.pdf."},{"key":"e_1_3_3_2_10_2","unstructured":"2024. Gem5 Code for Triangel. Available: https:\/\/github.com\/SamAinsworth\/gem5-triangel."},{"key":"e_1_3_3_2_11_2","unstructured":"2025. Champsim Code for SPP. Available: https:\/\/github.com\/ChampSim\/ChampSim\/tree\/master\/prefetcher\/spp_dev."},{"key":"e_1_3_3_2_12_2","unstructured":"2025. ChampSim Simulator. Available: http:\/\/github.com\/ChampSim\/ChampSim."},{"key":"e_1_3_3_2_13_2","volume-title":"Linux\u00ae Network Tuning Guide for AMD EPYC\u2122 9004 Series Processors","year":"2023","unstructured":"Advanced Micro Devices, Inc. 2023. Linux\u00ae Network Tuning Guide for AMD EPYC\u2122 9004 Series Processors. Advanced Micro Devices, Inc. https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/epyc-technical-docs\/tuning-guides\/58012-epyc-9004-tg-linux-network.pdf"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00090"},{"key":"e_1_3_3_2_15_2","volume-title":"ARM Cortex-A57 MPCore Processor Technical Reference Manual r1p3","year":"2016","unstructured":"ARM Limited 2016. ARM Cortex-A57 MPCore Processor Technical Reference Manual r1p3. ARM Limited. https:\/\/developer.arm.com\/documentation\/ddi0488\/h\/level-2-memory-system\/l2-cache-prefetcher"},{"key":"e_1_3_3_2_16_2","volume-title":"Arm\u00ae Cortex\u00ae\u2011A78AE Core Technical Reference Manual Revision: r0p3","year":"2020","unstructured":"ARM Limited 2020. Arm\u00ae Cortex\u00ae\u2011A78AE Core Technical Reference Manual Revision: r0p3. ARM Limited. https:\/\/developer.arm.com\/documentation\/101779\/0001\/Register-descriptions\/AArch64-system-registers\/CPUECTLR-EL1\u2013CPU-Extended-Control-Register\u2013EL1"},{"key":"e_1_3_3_2_17_2","volume-title":"Arm Cortex-X2 Core Software Optimization Guide","year":"2021","unstructured":"ARM Limited 2021. Arm Cortex-X2 Core Software Optimization Guide. ARM Limited. https:\/\/developer.arm.com\/documentation\/PJDOC-466751330-14955\/latest"},{"key":"e_1_3_3_2_18_2","volume-title":"Arm Cortex\u2011X2 Core Technical Reference Manual r2p0, IMP_CPUECTLR_EL1, CPU Extended Control Register","year":"2021","unstructured":"ARM Limited 2021. Arm Cortex\u2011X2 Core Technical Reference Manual r2p0, IMP_CPUECTLR_EL1, CPU Extended Control Register. ARM Limited. https:\/\/developer.arm.com\/documentation\/101803\/0200\/AArch64-system-registers\/AArch64-generic-system-control-register-summary\/IMP-CPUECTLR-EL1\u2013CPU-Extended-Control-Register"},{"key":"e_1_3_3_2_19_2","volume-title":"Arm Neoverse N2 Core Technical Reference Manual r0p0, IMP_CPUECTLR_EL1, CPU Extended Control Register","year":"2021","unstructured":"ARM Limited 2021. Arm Neoverse N2 Core Technical Reference Manual r0p0, IMP_CPUECTLR_EL1, CPU Extended Control Register. ARM Limited. https:\/\/developer.arm.com\/documentation\/102099\/0000\/AArch64-registers\/AArch64-generic-system-control-registers\/IMP-CPUECTLR-EL1\u2013CPU-Extended-Control-Register"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00021"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480114"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36110-3_7"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150982"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00040"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3623780"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3656019.3689613"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"publisher","unstructured":"John\u00a0L. Henning. 2006. SPEC CPU2006 Benchmark Descriptions. ACM SIGARCH Computer Architecture News 34 4 (2006) 1\u201317. 10.1145\/1186736.1186737","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_3_2_30_2","volume-title":"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual","year":"2023","unstructured":"Intel Corporation 2023. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. Intel Corporation. https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/355308"},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540730"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001145"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651332"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783761"},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"publisher","unstructured":"Carl Knospe. 2006. PID Control. IEEE Control Systems Magazine 26 1 (2006) 30\u201331. 10.1109\/MCS.2006.1580151","DOI":"10.1109\/MCS.2006.1580151"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774765"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"e_1_3_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00074"},{"key":"e_1_3_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614274"},{"key":"e_1_3_3_2_41_2","doi-asserted-by":"publisher","unstructured":"Leeor Peled Uri Weiser and Yoav Etsion. 2019. A Neural Network Prefetcher for Arbitrary Memory Access Patterns. ACM Trans. Archit. Code Optim (TACO). 16 4 Article 37 (Oct. 2019) 27\u00a0pages. 10.1145\/3345000","DOI":"10.1145\/3345000"},{"key":"e_1_3_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567483"},{"key":"e_1_3_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446752"},{"key":"e_1_3_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"e_1_3_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.5555\/1368661"},{"key":"e_1_3_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798240"},{"key":"e_1_3_3_2_48_2","doi-asserted-by":"publisher","unstructured":"Thomas\u00a0F. Wenisch Michael Ferdman Anastasia Ailamaki Babak Falsafi and Andreas Moshovos. 2010. Making Address-Correlated Prefetching Practical. IEEE Micro 30 1 (2010) 50\u201359. 10.1109\/MM.2010.21","DOI":"10.1109\/MM.2010.21"},{"key":"e_1_3_3_2_49_2","doi-asserted-by":"publisher","unstructured":"Hao Wu Ugur Diril Peng Luo Prashanth Nair Hyesoon Kim Amir Roth and Milo Martin. 2021. Practical Temporal Prefetching with Compressed On-chip Metadata. IEEE Transactions on Computers (TC) 71 11 (2021) 2858\u20132871. 10.1109\/TC.2021.3130859","DOI":"10.1109\/TC.2021.3130859"},{"key":"e_1_3_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322222"},{"key":"e_1_3_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358300"},{"key":"e_1_3_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC41404.2022.00086"},{"key":"e_1_3_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422807"},{"key":"e_1_3_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1145\/3528416.3530236"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:45:09Z","timestamp":1769463909000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756133"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":53,"alternative-id":["10.1145\/3725843.3756133","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756133","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}