{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T08:02:17Z","timestamp":1776931337577,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":82,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T00:00:00Z","timestamp":1760659200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100014440","name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades","doi-asserted-by":"publisher","award":["PID2019-107255GB-C21, PID2020-113614RB-C21, TED2021-132634A-I00, PID2023-146511NB-I00, FPU20-04076"],"award-info":[{"award-number":["PID2019-107255GB-C21, PID2020-113614RB-C21, TED2021-132634A-I00, PID2023-146511NB-I00, FPU20-04076"]}],"id":[{"id":"10.13039\/100014440","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministerio para la Transformaci\uc3b3n Digital y de la Funci\uc3b3n P\uc3bablica","award":["TSI-069100-2023-0015"],"award-info":[{"award-number":["TSI-069100-2023-0015"]}]},{"name":"Generalitat de Catalunya GenCat-DIUiE","award":["2021-SGR-00763, 2021-SGR-00574"],"award-info":[{"award-number":["2021-SGR-00763, 2021-SGR-00574"]}]},{"DOI":"10.13039\/501100020767","name":"Lenovo Group","doi-asserted-by":"publisher","award":["Lenovo-BSC Contract-Framework Contract"],"award-info":[{"award-number":["Lenovo-BSC Contract-Framework Contract"]}],"id":[{"id":"10.13039\/501100020767","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CSSI Award #2311890, PPoSS Award #2118709"],"award-info":[{"award-number":["CSSI Award #2311890, PPoSS Award #2118709"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3756136","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"125-139","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Sonar: A Hardware Fuzzing Framework to Uncover Contention Side Channels in Processors"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-8263-6329","authenticated-orcid":false,"given":"Kanqi","family":"Zhang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Cyberspace Security Defense, IIE, CAS; UCAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5109-3495","authenticated-orcid":false,"given":"Peinan","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Cyberspace Security Defense, IIE, CAS; UCAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5666-9793","authenticated-orcid":false,"given":"Miao","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Cyberspace Security Defense, IIE, CAS; UCAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-0303-4069","authenticated-orcid":false,"given":"Xin","family":"Tian","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Cyberspace Security Defense, IIE, CAS; UCAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-6041-4120","authenticated-orcid":false,"given":"Zelong","family":"Du","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Cyberspace Security Defense, IIE, CAS; UCAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2130-5628","authenticated-orcid":false,"given":"Quanchen","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Cyberspace Security Defense, IIE, CAS; UCAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2573-963X","authenticated-orcid":false,"given":"Yongqiang","family":"Lyu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0955-503X","authenticated-orcid":false,"given":"Yu","family":"Jiang","sequence":"additional","affiliation":[{"name":"Tsinghua university, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9868-5353","authenticated-orcid":false,"given":"Dan","family":"Meng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Cyberspace Security Defense, IIE, CAS; UCAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9215-7632","authenticated-orcid":false,"given":"Rui","family":"Hou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Cyberspace Security Defense, IIE, CAS; UCAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"Yuval Yarom Daniel Genkin and Nadia Heninger. 2017. CacheBleed: a timing attack on OpenSSL constant-time RSA. Journal of Cryptographic Engineering 7 (2017) 99\u2013112.","DOI":"10.1007\/s13389-017-0152-y"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00066"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/3411504.3421216"},{"key":"e_1_3_3_1_6_2","first-page":"557","volume-title":"26th USENIX Security Symposium (USENIX Security 17)","author":"Lee Sangho","year":"2017","unstructured":"Sangho Lee, Ming-Wei Shih, Prasun Gera, Taesoo Kim, Hyesoon Kim, and Marcus Peinado. 2017. Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing. In 26th USENIX Security Symposium (USENIX Security 17). USENIX Association, Vancouver, BC, 557\u2013574. https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/lee-sangho"},{"key":"e_1_3_3_1_7_2","volume-title":"11th USENIX Workshop on Offensive Technologies (WOOT 17)","author":"Brasser Ferdinand","year":"2017","unstructured":"Ferdinand Brasser, Urs M\u00fcller, Alexandra Dmitrienko, Kari Kostiainen, Srdjan Capkun, and Ahmad-Reza Sadeghi. 2017. Software Grand Exposure: SGX Cache Attacks Are Practical. In 11th USENIX Workshop on Offensive Technologies (WOOT 17). USENIX Association, Vancouver, BC. https:\/\/www.usenix.org\/conference\/woot17\/workshop-program\/presentation\/brasser"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","unstructured":"Tianlin Huo Xiaoni Meng Wenhao Wang Chunliang Hao Pei Zhao Jian Zhai and Mingshu Li. 2019. Bluethunder: A 2-level Directional Predictor Based Side-Channel Attack against SGX. IACR Transactions on Cryptographic Hardware and Embedded Systems 2020 1 (Nov. 2019) 321\u2013347. 10.13154\/tches.v2020.i1.321-347","DOI":"10.13154\/tches.v2020.i1.321-347"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575719"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768571"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179368"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446708"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716017"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Ahmad Moghimi Jan Wichelmann Thomas Eisenbarth and Berk Sunar. 2019. Memjam: A false dependency attack against constant-time crypto implementations. International Journal of Parallel Programming 47 (2019) 538\u2013570.","DOI":"10.1007\/s10766-018-0611-9"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358310"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00022"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317903"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480074"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"e_1_3_3_1_23_2","first-page":"1397","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Loughlin Kevin","year":"2021","unstructured":"Kevin Loughlin, Ian Neal, Jiacheng Ma, Elisa Tsai, Ofir Weisse, Satish Narayanasamy, and Baris Kasikci. 2021. { DOLMA} : Securing speculation with the principle of transient { Non-Observability}. In 30th USENIX Security Symposium (USENIX Security 21). 1397\u20131414."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"crossref","unstructured":"Mohammad\u00a0Rahmani Fadiheh Alex Wezel Johannes M\u00fcller J\u00f6rg Bormann Sayak Ray Jason\u00a0M Fung Subhasish Mitra Dominik Stoffel and Wolfgang Kunz. 2022. An exhaustive approach to detecting transient execution side channels in RTL designs of processors. IEEE Trans. Comput. 72 1 (2022) 222\u2013235.","DOI":"10.1109\/TC.2022.3152666"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218572"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560578"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10136966"},{"key":"e_1_3_3_1_28_2","unstructured":"Pallavi Borkar Chen Chen Mohamadreza Rostami Nikhilesh Singh Rahul Kande Ahmad-Reza Sadeghi Chester Rebeiro and Jeyavijayan Rajendran. 2024. Whisperfuzz: White-box fuzzing for detecting and locating timing vulnerabilities in processors. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2402.03704 (2024)."},{"key":"e_1_3_3_1_29_2","first-page":"645","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Paccagnella Riccardo","year":"2021","unstructured":"Riccardo Paccagnella, Licheng Luo, and Christopher\u00a0W Fletcher. 2021. Lord of the ring (s): Side channel attacks on the CPU On-Chip ring interconnect are practical. In 30th USENIX Security Symposium (USENIX Security 21). 645\u2013662."},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-17143-7_11"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","unstructured":"Jiliang Zhang Congcong Chen Jinhua Cui and Keqin Li. 2024. Timing Side-channel Attacks and Countermeasures in CPU Microarchitectures. ACM Comput. Surv. 56 7 Article 178 (April 2024) 40\u00a0pages. 10.1145\/3645109","DOI":"10.1145\/3645109"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203771"},{"key":"e_1_3_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_3_1_35_2","series-title":"(SEC\u201914)","first-page":"719","volume-title":"Proceedings of the 23rd USENIX Conference on Security Symposium","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack. In Proceedings of the 23rd USENIX Conference on Security Symposium (San Diego, CA) (SEC\u201914). USENIX Association, USA, 719\u2013732."},{"key":"e_1_3_3_1_36_2","first-page":"1967","volume-title":"29th USENIX Security Symposium (USENIX Security 20)","author":"Briongos Samira","year":"2020","unstructured":"Samira Briongos, Pedro Malag\u00f3n, Jos\u00e9\u00a0M Moya, and Thomas Eisenbarth. 2020. { RELOAD+ REFRESH} : Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks. In 29th USENIX Security Symposium (USENIX Security 20). 1967\u20131984."},{"key":"e_1_3_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3460120.3484816"},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3320269.3384746"},{"key":"e_1_3_3_1_39_2","first-page":"955","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Gras Ben","year":"2018","unstructured":"Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation leak-aside buffer: Defeating cache side-channel protections with { TLB} attacks. In 27th USENIX Security Symposium (USENIX Security 18). 955\u2013972."},{"key":"e_1_3_3_1_40_2","doi-asserted-by":"crossref","unstructured":"Dmitry Evtyushkin Ryan Riley Nael\u00a0CSE Abu-Ghazaleh ECE and Dmitry Ponomarev. 2018. Branchscope: A new side-channel attack on directional branch predictor. ACM SIGPLAN Notices 53 2 (2018) 693\u2013707.","DOI":"10.1145\/3296957.3173204"},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"e_1_3_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358273"},{"key":"e_1_3_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137180"},{"key":"e_1_3_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00103"},{"key":"e_1_3_3_1_46_2","first-page":"3219","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Kande Rahul","year":"2022","unstructured":"Rahul Kande, Addison Crump, Garrett Persyn, Patrick Jauernig, Ahmad-Reza Sadeghi, Aakash Tyagi, and Jeyavijayan Rajendran. 2022. { TheHuzz} : Instruction fuzzing of processors using { Golden-Reference} models for finding { Software-Exploitable} vulnerabilities. In 31st USENIX Security Symposium (USENIX Security 22). 3219\u20133236."},{"key":"e_1_3_3_1_47_2","first-page":"1307","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Xu Jinyan","year":"2023","unstructured":"Jinyan Xu, Yiyuan Liu, Sirui He, Haoran Lin, Yajin Zhou, and Cong Wang. 2023. { MorFuzz} : Fuzzing processor via runtime instruction morphing enhanced synchronizable co-simulation. In 32nd USENIX Security Symposium (USENIX Security 23). 1307\u20131324."},{"key":"e_1_3_3_1_48_2","first-page":"1","volume-title":"Proc. 33rd USENIX Secur. Symp","author":"Solt Flavien","year":"2024","unstructured":"Flavien Solt, Katharina Ceesay-Seitz, and Kaveh Razavi. 2024. Cascade: CPU fuzzing via intricate program generation. In Proc. 33rd USENIX Secur. Symp. 1\u201318."},{"key":"e_1_3_3_1_49_2","first-page":"1361","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Chen Chen","year":"2023","unstructured":"Chen Chen, Rahul Kande, Nathan Nguyen, Flemming Andersen, Aakash Tyagi, Ahmad-Reza Sadeghi, and Jeyavijayan Rajendran. 2023. { HyPFuzz} :{ Formal-Assisted} Processor Fuzzing. In 32nd USENIX Security Symposium (USENIX Security 23). 1361\u20131378."},{"key":"e_1_3_3_1_50_2","unstructured":"Fabian Thomas Lorenz Hetterich Ruiyi Zhang Daniel Weber Lukas Gerlach and Michael Schwarz. 2024. RISCVuzz: Discovering Architectural CPU Vulnerabilities via Differential Hardware Fuzzing."},{"key":"e_1_3_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"e_1_3_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415709"},{"key":"e_1_3_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586289"},{"key":"e_1_3_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323819"},{"key":"e_1_3_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507729"},{"key":"e_1_3_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323913"},{"key":"e_1_3_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247942"},{"key":"e_1_3_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55118.2023.10133714"},{"key":"e_1_3_3_1_59_2","doi-asserted-by":"crossref","unstructured":"Gen Zhang Pengfei Wang Tai Yue Danjun Liu Yubei Guo and Kai Lu. 2024. INSTILLER: Towards Efficient and Realistic RTL Fuzzing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024).","DOI":"10.1109\/TCAD.2024.3360318"},{"key":"e_1_3_3_1_60_2","first-page":"3237","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Trippel Timothy","year":"2022","unstructured":"Timothy Trippel, Kang\u00a0G Shin, Alex Chernyakhovsky, Garret Kelly, Dominic Rizzo, and Matthew Hicks. 2022. Fuzzing hardware like software. In 31st USENIX Security Symposium (USENIX Security 22). 3237\u20133254."},{"key":"e_1_3_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546726"},{"key":"e_1_3_3_1_62_2","volume-title":"Digital Design and Computer Architecture, RISC-V Edition","author":"Harris Sarah","year":"2021","unstructured":"Sarah Harris and David Harris. 2021. Digital Design and Computer Architecture, RISC-V Edition. Morgan Kaufmann."},{"key":"e_1_3_3_1_63_2","first-page":"1","volume-title":"Fourth Workshop on Computer Architecture Research with RISC-V","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. Sonicboom: The 3rd generation berkeley out-of-order machine. In Fourth Workshop on Computer Architecture Research with RISC-V , Vol.\u00a05. 1\u20137."},{"key":"e_1_3_3_1_64_2","doi-asserted-by":"publisher","unstructured":"Moritz Lipp Michael Schwarz Daniel Gruss Thomas Prescher Werner Haas Jann Horn Stefan Mangard Paul Kocher Daniel Genkin Yuval Yarom Mike Hamburg and Raoul Strackx. 2020. Meltdown: reading kernel memory from user space. Commun. ACM 63 6 (May 2020) 46\u201356. 10.1145\/3357033","DOI":"10.1145\/3357033"},{"key":"e_1_3_3_1_65_2","unstructured":"OSCPU. 2024. NutShell. https:\/\/github.com\/OSCPU\/NutShell. Accessed: November 19 2024."},{"key":"e_1_3_3_1_66_2","unstructured":"Stephen Wilson. 2024. Verilator: Open-source SystemVerilog simulator. https:\/\/github.com\/verilator\/verilator. Accessed: 2024-11-16."},{"key":"e_1_3_3_1_67_2","unstructured":"UC\u00a0Berkeley Architecture\u00a0Research Group. 2024. Chipyard: Integrated Design Simulation and Implementation Framework. https:\/\/github.com\/ucb-bar\/chipyard. Accessed: 2024-11-16."},{"key":"e_1_3_3_1_68_2","unstructured":"Chips Alliance. 2024. FIRRTL: Flexible Intermediate Representation for RTL. https:\/\/github.com\/chipsalliance\/firrtl. Accessed: 2024-10-17."},{"key":"e_1_3_3_1_69_2","unstructured":"Chisel Developers. 2024. Chisel: Constructing Hardware in a Scala Embedded Language. https:\/\/www.chisel-lang.org\/. Accessed: 2024-10-17."},{"key":"e_1_3_3_1_70_2","volume-title":"TileLink Specification","year":"2021","unstructured":"SiFive. 2021. TileLink Specification. https:\/\/starfivetech.com\/uploads\/tilelink_spec_1.8.1.pdf Version 1.8.1."},{"key":"e_1_3_3_1_71_2","first-page":"645","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Paccagnella Riccardo","year":"2021","unstructured":"Riccardo Paccagnella, Licheng Luo, and Christopher\u00a0W Fletcher. 2021. Lord of the ring (s): Side channel attacks on the { CPU}{ On-Chip} ring interconnect are practical. In 30th USENIX Security Symposium (USENIX Security 21). 645\u2013662."},{"key":"e_1_3_3_1_72_2","first-page":"2857","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Dai Miles","year":"2022","unstructured":"Miles Dai, Riccardo Paccagnella, Miguel Gomez-Garcia, John McCalpin, and Mengjia Yan. 2022. Don\u2019t mesh around:{ Side-Channel} attacks and mitigations on mesh interconnects. In 31st USENIX Security Symposium (USENIX Security 22). 2857\u20132874."},{"key":"e_1_3_3_1_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"e_1_3_3_1_74_2","doi-asserted-by":"crossref","unstructured":"Robert Martin John Demme and Simha Sethumadhavan. 2012. Timewarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks. ACM SIGARCH computer architecture news 40 3 (2012) 118\u2013129.","DOI":"10.1145\/2366231.2337173"},{"key":"e_1_3_3_1_75_2","first-page":"3165","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Taram Mohammadkazem","year":"2022","unstructured":"Mohammadkazem Taram, Xida Ren, Ashish Venkat, and Dean Tullsen. 2022. { SecSMT} : Securing { SMT} processors against { Contention-Based} covert channels. In 31st USENIX Security Symposium (USENIX Security 22). 3165\u20133182."},{"key":"e_1_3_3_1_76_2","first-page":"431","volume-title":"24th USENIX Security Symposium (USENIX Security 15)","author":"Rane Ashay","year":"2015","unstructured":"Ashay Rane, Calvin Lin, and Mohit Tiwari. 2015. Raccoon: Closing digital { Side-Channels} through obfuscated execution. In 24th USENIX Security Symposium (USENIX Security 15). 431\u2013446."},{"key":"e_1_3_3_1_77_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP54263.2024.00261"},{"key":"e_1_3_3_1_78_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"e_1_3_3_1_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_3_1_81_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"e_1_3_3_1_82_2","first-page":"1415","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Weber Daniel","year":"2021","unstructured":"Daniel Weber, Ahmad Ibrahim, Hamed Nemati, Michael Schwarz, and Christian Rossow. 2021. Osiris: Automated discovery of microarchitectural side channels. In 30th USENIX Security Symposium (USENIX Security 21). 1415\u20131432."},{"key":"e_1_3_3_1_83_2","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.23018"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756136","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3756136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:44:27Z","timestamp":1769463867000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3756136"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":82,"alternative-id":["10.1145\/3725843.3756136","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3756136","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}