{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T08:00:53Z","timestamp":1776931253294,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,10,18]]},"DOI":"10.1145\/3725843.3762248","type":"proceedings-article","created":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T17:19:56Z","timestamp":1760721596000},"page":"504-518","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Multi-Stream Squash Reuse for Control-Independent Processors"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-5272-0231","authenticated-orcid":false,"given":"Qingxuan","family":"Kang","sequence":"first","affiliation":[{"name":"National University of Singapore, Singapore, Singapore and StarFive Semiconductor, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8742-134X","authenticated-orcid":false,"given":"Trevor E.","family":"Carlson","sequence":"additional","affiliation":[{"name":"National University of Singapore (NUS), Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,10,17]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250717"},{"key":"e_1_3_3_2_3_2","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2017. The GAP Benchmark Suite. arxiv:https:\/\/arXiv.org\/abs\/1508.03619\u00a0[cs.DC]"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven\u00a0K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek\u00a0R Hower Tushar Krishna Somayeh Sardashti et\u00a0al. 2011. The gem5 Simulator. ACM SIGARCH computer architecture news 39 2 (2011) 1\u20137.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991101"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305175"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.13"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480045"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10004"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/143165.143216"},{"key":"e_1_3_3_2_11_2","unstructured":"Greg Hamerly Erez Perelman Jeremy Lau and Brad Calder. 2005. Simpoint 3.0: Faster and More Flexible Program Phase Analysis. Journal of Instruction Level Parallelism 7 4 (2005) 1\u201328."},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250716"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.17021834"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9042108"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658628"},{"key":"e_1_3_3_2_16_2","first-page":"152","volume-title":"Proceedings of the 36th International Conference on Computer Design (ICCD)","author":"Naresh Vignyan Reddy\u00a0Kothinti","year":"2018","unstructured":"Vignyan Reddy\u00a0Kothinti Naresh, Rami Sheikh, Arthur Perais, and Harold\u00a0W. Cain. 2018. SPF: Selective Pipeline Flush. In Proceedings of the 36th International Conference on Computer Design (ICCD). 152\u2013155."},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452016"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.154"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00059"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774866"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"Nathana\u00ebl Pr\u00e9millieu and Andr\u00e9 Seznec. 2012. SYRANT: SYmmetric Resource Allocation on Not-Taken and Taken Paths. ACM Transactions on Architecture and Code Optimization (TACO) 8 4 (2012) 43:1\u201343:20.","DOI":"10.1145\/2086696.2086722"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300999"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744346"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809438"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360151"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"crossref","unstructured":"Elham Safi Andreas Moshovos and Andreas\u00a0G. Veneris. 2008. L-CBF: A Low-Power Fast Counting Bloom Filter Architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16 6 (2008) 628\u2013638.","DOI":"10.1109\/TVLSI.2008.2000244"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253244"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237169"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.39"},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"crossref","unstructured":"Kevin Skadron Pritpal\u00a0S. Ahuja Margaret Martonosi and Douglas\u00a0W. Clark. 1999. Branch Prediction Instruction-Window Size and Cache Size: Performance Trade-Offs and Simulation Techniques. IEEE Trans. Comput. 48 11 (1999) 1260\u20131281.","DOI":"10.1109\/12.811115"},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264200"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383085"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00080"}],"event":{"name":"MICRO 2025: 58th IEEE\/ACM International Symposium on Microarchitecture","location":"Seoul Korea","acronym":"MICRO 2025","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 58th IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3725843.3762248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T21:43:06Z","timestamp":1769463786000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3725843.3762248"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,17]]},"references-count":33,"alternative-id":["10.1145\/3725843.3762248","10.1145\/3725843"],"URL":"https:\/\/doi.org\/10.1145\/3725843.3762248","relation":{},"subject":[],"published":{"date-parts":[[2025,10,17]]},"assertion":[{"value":"2025-10-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}