{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T23:27:54Z","timestamp":1776295674211,"version":"3.50.1"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T00:00:00Z","timestamp":1748304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"ANR PEPR","award":["ANR-23-PECL-0004"],"award-info":[{"award-number":["ANR-23-PECL-0004"]}]},{"DOI":"10.13039\/501100010115","name":"R\u00e9gion Auvergne Rh\u00f4ne-Alpes","doi-asserted-by":"crossref","award":["PAI 2021"],"award-info":[{"award-number":["PAI 2021"]}],"id":[{"id":"10.13039\/501100010115","id-type":"DOI","asserted-by":"crossref"}]},{"name":"ANR AAPG 2020","award":["ANR-20-CE25-0013"],"award-info":[{"award-number":["ANR-20-CE25-0013"]}]},{"DOI":"10.13039\/100012950","name":"Inria","doi-asserted-by":"crossref","award":["D\u00e9fi OS"],"award-info":[{"award-number":["D\u00e9fi OS"]}],"id":[{"id":"10.13039\/100012950","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Proc. ACM Meas. Anal. Comput. Syst."],"published-print":{"date-parts":[[2025,5,27]]},"abstract":"<jats:p>User interrupts (UINTR) is a new hardware feature available in recent Intel Xeon processors. It enables a CPU to send, receive, and handle hardware inter-processor interrupts directly in user mode, meaning without the intervention of the OS kernel. In this paper, we shed light on the inner working of this facility and investigate, with detailed performance and overhead measurements considering deployments on physical machines and virtual machines with Linux and KVM, how it can be leveraged for more efficient inter-process communications, as an alternative to OS (Unix) signals. With UINTR, preemptive user-level thread schedulers can achieve quantum lengths in the microsecond scale.<\/jats:p>","DOI":"10.1145\/3727132","type":"journal-article","created":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T09:43:35Z","timestamp":1749030215000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Understanding Intel User Interrupts"],"prefix":"10.1145","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-2569-5741","authenticated-orcid":false,"given":"Yves","family":"Kone","sequence":"first","affiliation":[{"name":"IRIT, Universit\u00e9 de Toulouse, CNRS, Toulouse INP, UT3 Toulouse, Toulouse, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7340-3601","authenticated-orcid":false,"given":"Louis","family":"Duval","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Inria, Grenoble INP, LIG, 38000 Grenoble, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9090-7287","authenticated-orcid":false,"given":"Renaud","family":"Lachaize","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Inria, Grenoble INP, LIG, 38000 Grenoble, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1574-6721","authenticated-orcid":false,"given":"Pascal","family":"Felber","sequence":"additional","affiliation":[{"name":"University of Neuch\u00e2tel, Neuch\u00e2tel, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0978-2155","authenticated-orcid":false,"given":"Daniel","family":"Hagimont","sequence":"additional","affiliation":[{"name":"IRIT, Universit\u00e9 de Toulouse, CNRS, Toulouse INP, UT3 Toulouse, Toulouse, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7789-8400","authenticated-orcid":false,"given":"Alain","family":"Tchana","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Inria, Grenoble INP, LIG, 38000 Grenoble, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,6,3]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00031"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716028"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3015146"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453933.3454018"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the 2018 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC '18). USENIX Association, USA, 645--650","author":"Boucher Sol","year":"2018","unstructured":"Sol Boucher, Anuj Kalia, David G. Andersen, and Michael Kaminsky. 2018. Putting the ''Micro'' Back in Microservice. In Proceedings of the 2018 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC '18). USENIX Association, USA, 645--650. https:\/\/www.usenix.org\/conference\/atc18\/presentation\/boucher"},{"key":"e_1_2_1_6_1","volume-title":"Security and Performance in the Delegated User-level Virtualization. In 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23)","author":"Chen Jiahao","year":"2023","unstructured":"Jiahao Chen, Dingji Li, Zeyu Mi, Yuxuan Liu, Binyu Zang, Haibing Guan, and Haibo Chen. 2023. Security and Performance in the Delegated User-level Virtualization. In 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23). USENIX Association, Boston, MA, 209--226. https:\/\/www.usenix.org\/conference\/osdi23\/presentation\/chen"},{"key":"e_1_2_1_7_1","unstructured":"Jonathan Corbet. 2021. User-Space Interrupts. Linux Weekly News. (2021). https:\/\/lwn.net\/Articles\/871113\/"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3322205.3311076"},{"key":"e_1_2_1_9_1","volume-title":"Making Kernel Bypass Practical for the Cloud with Junction. In 21st USENIX Symposium on Networked Systems Design and Implementation (NSDI 24)","author":"Fried Joshua","year":"2024","unstructured":"Joshua Fried, Gohar Irfan Chaudhry, Enrique Saurez, Esha Choukse, Inigo Goiri, Sameh Elnikety, Rodrigo Fonseca, and Adam Belay. 2024. Making Kernel Bypass Practical for the Cloud with Junction. In 21st USENIX Symposium on Networked Systems Design and Implementation (NSDI 24). USENIX Association, Santa Clara, CA, 55--73. https:\/\/www.usenix.org\/conference\/nsdi24\/presentation\/fried"},{"key":"e_1_2_1_10_1","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Fried Joshua","year":"2020","unstructured":"Joshua Fried, Zhenyuan Ruan, Amy Ousterhout, and Adam Belay. 2020. Caladan: Mitigating Interference at Microsecond Timescales. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). USENIX Association, 281--297. https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/fried"},{"key":"e_1_2_1_11_1","volume-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In 27th USENIX Security Symposium (USENIX Security 18)","author":"Gras Ben","year":"2018","unstructured":"Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In 27th USENIX Security Symposium (USENIX Security 18). USENIX Association, Baltimore, MD, 955--972. https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/gras"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174101"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the ACM SIGMOD\/PODS International Conference on Management of Data (SIGMOD'25)","author":"Huang Kaisong","year":"2025","unstructured":"Kaisong Huang, Jiatang Zhou, Zhuoyue Zhao, Dong Xie, and Tianzheng Wang. 2025. Low-Latency Transaction Scheduling via Userspace Interrupts. In Proceedings of the ACM SIGMOD\/PODS International Conference on Management of Data (SIGMOD'25). Association for Computing Machinery, New York, NY, USA."},{"key":"e_1_2_1_14_1","unstructured":"Intel. [n.d.]. Linux patch of Intel user-space interrupts. https:\/\/github.com\/intel\/uintr-linux-kernel (Accessed: 2024--10--19). ([n.d.])."},{"key":"e_1_2_1_15_1","volume-title":"Advanced Programmable Interrupt Controler (APIC)","unstructured":"Intel. 2023a. Advanced Programmable Interrupt Controler (APIC). Vol. 3C. https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/671200"},{"key":"e_1_2_1_16_1","volume-title":"APIC Virtualization and Virtual Interrupts","unstructured":"Intel. 2023b. APIC Virtualization and Virtual Interrupts. Vol. 3C. https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/671200"},{"key":"e_1_2_1_17_1","unstructured":"Intel. 2023c. User Interrupts. Vol. 3C. https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/671200"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613136"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3694715.3695973"},{"key":"e_1_2_1_20_1","volume-title":"16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19)","author":"Kaffes Kostis","year":"2019","unstructured":"Kostis Kaffes, Timothy Chong, Jack Tigar Humphries, Adam Belay, David Mazi\u00e8res, and Christos Kozyrakis. 2019. Shinjuku: Preemptive Scheduling for \u03bcsecond-scale Tail Latency. In 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19). USENIX Association, Boston, MA, 345--360. https:\/\/www.usenix.org\/conference\/nsdi19\/presentation\/kaffes"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592821"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670979.2670988"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00075"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3694715.3695976"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640381"},{"key":"e_1_2_1_26_1","volume-title":"Shenango: Achieving High CPU Efficiency for Latency-sensitive Datacenter Workloads. In 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19)","author":"Ousterhout Amy","year":"2019","unstructured":"Amy Ousterhout, Joshua Fried, Jonathan Behrens, Adam Belay, and Hari Balakrishnan. 2019. Shenango: Achieving High CPU Efficiency for Latency-sensitive Datacenter Workloads. In 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19). USENIX Association, Boston, MA, 361--378. https:\/\/www.usenix.org\/conference\/nsdi19\/presentation\/ousterhout"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357541"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3658644.3690242"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3437801.3441610"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453933.3454013"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3508042"},{"key":"e_1_2_1_34_1","volume-title":"Characterizing Off-path SmartNIC for Accelerating Distributed Systems. In 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23)","author":"Wei Xingda","year":"2023","unstructured":"Xingda Wei, Rongxin Cheng, Yuhan Yang, Rong Chen, and Haibo Chen. 2023. Characterizing Off-path SmartNIC for Accelerating Distributed Systems. In 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23). USENIX Association, Boston, MA, 987--1004. https:\/\/www.usenix.org\/conference\/osdi23\/presentation\/wei-smartnic"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3492321.3519556"}],"container-title":["Proceedings of the ACM on Measurement and Analysis of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3727132","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3727132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T21:32:25Z","timestamp":1755898345000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3727132"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,27]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025,5,27]]}},"alternative-id":["10.1145\/3727132"],"URL":"https:\/\/doi.org\/10.1145\/3727132","relation":{},"ISSN":["2476-1249"],"issn-type":[{"value":"2476-1249","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5,27]]},"assertion":[{"value":"2025-06-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}