{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T19:50:53Z","timestamp":1769284253540,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,5,25]],"date-time":"2025-05-25T00:00:00Z","timestamp":1748131200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"publisher","award":["202307650033"],"award-info":[{"award-number":["202307650033"]}],"id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,5,26]]},"DOI":"10.1145\/3728179.3728182","type":"proceedings-article","created":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T14:09:58Z","timestamp":1747318198000},"page":"142-146","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Dense or Sparse? Post-Packing Interconnection Analysis in FPGAs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-8435-3478","authenticated-orcid":false,"given":"Xiaoke","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Electronics and Information Systems, Ghent University, Ghent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4477-5313","authenticated-orcid":false,"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[{"name":"Department of Electronics and Information Systems, Ghent University, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,5,25]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.5555\/2691365.2691497"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Phillip Christie and Dirk Stroobandt. 2000. The interpretation and application of Rent\u2019s rule. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8 6 (2000) 639\u2013648.","DOI":"10.1109\/92.902258"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3597031.3597054"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412103"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554763"},{"key":"e_1_3_3_2_9_2","unstructured":"George Karypis and Vipin Kumar. 1998. A hypergraph partitioning package. Army HPC Research Center Department of Computer Science & Engineering University of Minnesota (1998)."},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Bernard\u00a0S Landman and Roy\u00a0L Russo. 1971. On a pin versus block relationship for partitions of logic graphs. IEEE Transactions on computers 100 12 (1971) 1469\u20131479.","DOI":"10.1109\/T-C.1971.223159"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Jason Luu Jeffrey Goeders Michael Wainberg Andrew Somerville Thien Yu Konstantin Nasartschuk Miad Nasr Sen Wang Tim Liu Nooruddin Ahmed Kenneth\u00a0B. Kent Jason Anderson Jonathan Rose and Vaughn Betz. 2014. VTR 7.0: Next Generation Architecture and CAD System for FPGAs. ACM Transactions on Reconfigurable Technology and Systems 7 2 (June 2014) 1\u201330.","DOI":"10.1145\/2617593"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Kevin\u00a0E. Murray Oleg Petelin Sheng Zhong Jia\u00a0Min Wang Mohamed Eldafrawy Jean-Philippe Legault Eugene Sha Aaron\u00a0G. Graham Jean Wu Matthew J.\u00a0P. Walker Hanqing Zeng Panagiotis Patros Jason Luu Kenneth\u00a0B. Kent and Vaughn Betz. 2020. VTR 8: High-performance CAD and Customizable FPGA Architecture Modelling. ACM Transactions on Reconfigurable Technology and Systems 13 2 (June 2020) 1\u201355.","DOI":"10.1145\/3388617"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639936"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323897"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"crossref","unstructured":"Dirk Stroobandt Peter Verplaetse and Jan van Campenhout. 2000. Generating synthetic benchmark circuits for evaluating CAD tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19 9 (2000) 1011\u20131022.","DOI":"10.1109\/43.863641"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3665283.3665300"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"crossref","unstructured":"Dries Vercruyce Elias Vansteenkiste and Dirk Stroobandt. 2018. How Preserving Circuit Design Hierarchy During FPGA Packing Leads to Better Performance. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 3 (March 2018) 629\u2013642.","DOI":"10.1109\/TCAD.2017.2717786"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567898"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3708358.3709350"},{"key":"e_1_3_3_2_22_2","volume-title":"Logic synthesis and optimization benchmarks user guide: version 3.0","author":"Yang Saeyang","year":"1991","unstructured":"Saeyang Yang. 1991. Logic synthesis and optimization benchmarks user guide: version 3.0. Citeseer."}],"event":{"name":"HEART 2025: 15th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","location":"Kumamoto Japan","acronym":"HEART 2025"},"container-title":["Proceedings of the 15th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3728179.3728182","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3728179.3728182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:19:06Z","timestamp":1750295946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3728179.3728182"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":21,"alternative-id":["10.1145\/3728179.3728182","10.1145\/3728179"],"URL":"https:\/\/doi.org\/10.1145\/3728179.3728182","relation":{},"subject":[],"published":{"date-parts":[[2025,5,25]]},"assertion":[{"value":"2025-05-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}