{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T01:23:31Z","timestamp":1779931411737,"version":"3.53.1"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"4","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61872086"],"award-info":[{"award-number":["61872086"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Natural Science Foundation of Fujian Province of China","award":["2022J06020"],"award-info":[{"award-number":["2022J06020"]}]},{"name":"Young Top Talent of Young Eagle Program of Fujian Province, China","award":["F21E0011202B01"],"award-info":[{"award-number":["F21E0011202B01"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Storage"],"published-print":{"date-parts":[[2025,11,30]]},"abstract":"<jats:p>Solid-state drives (SSDs) can be classified into two types: with and without built-in cache. In terms of performance, SSDs featuring cache exhibit a substantial performance advantage over their non-cache counterparts. The main focus of this paper is the management of built-in cache in SSDs. From a large number of previous studies, we observe that cache hit ratios remain relatively modest for the majority of workloads. First, based on this observation, we adopt an aggressive eviction policy, diverging from traditional eviction algorithms that follow an on-demand eviction policy. Next, considering the temporal locality and parallelism of cached data, we introduce multi-level linked lists to organize cached data. In this way, a smaller computational load can be used to increase the probability of triggering advanced commands. Finally, drawing inspiration from congestion control algorithm in computer networking, we design a cache hit ratio-aware unit. This unit can employ varying degrees of aggressive eviction policies based on its own state. The aim is to maximize the execution of advanced commands while limiting the impact of the aggressive eviction policy on the hit ratio. Our experimental simulations on real workloads show a substantial improvement in average response time compared to LRU, VBBMS, and Req-block, with our method achieving reductions of 19.7%, 19.4%, and 29.9%, respectively.<\/jats:p>","DOI":"10.1145\/3728644","type":"journal-article","created":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T06:01:16Z","timestamp":1744178476000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["HaParallel: Hit Ratio-Aware Parallel Aggressive Eviction Cache Management Algorithm for SSDs"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-5380-988X","authenticated-orcid":false,"given":"Liangkuan","family":"Su","sequence":"first","affiliation":[{"name":"College of Computer and Cyber Security, Fujian Normal University","place":["Fuzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2026-7178","authenticated-orcid":false,"given":"Mingwei","family":"Lin","sequence":"additional","affiliation":[{"name":"Fujian Normal University","place":["Fuzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4819-4583","authenticated-orcid":false,"given":"Bo","family":"Mao","sequence":"additional","affiliation":[{"name":"School of Informatics, Xiamen University","place":["Xiamen, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9203-5339","authenticated-orcid":false,"given":"Jianpeng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hanshan Normal University","place":["Chaozhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3547-2908","authenticated-orcid":false,"given":"Zeshui","family":"Xu","sequence":"additional","affiliation":[{"name":"Sichuan University","place":["Chengdu, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,11,3]]},"reference":[{"issue":"1","key":"e_1_3_1_2_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2820613","article-title":"Stable greedy: Adaptive garbage collection for durable page-mapping multichannel SSDs","volume":"15","author":"Chang Li-Pin","year":"2016","unstructured":"Li-Pin Chang, Yu-Syun Liu, and Wen-Huei Lin. 2016. Stable greedy: Adaptive garbage collection for durable page-mapping multichannel SSDs. ACM Transactions on Embedded Computing Systems (TECS) 15, 1 (2016), 1\u201325.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"issue":"15","key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"e5395","DOI":"10.1002\/cpe.5395","article-title":"ECR: Eviction-cost-aware cache management policy for page-level flash-based SSDs","volume":"33","author":"Chen Hao","year":"2021","unstructured":"Hao Chen, Yubiao Pan, Cheng Li, and Yinlong Xu. 2021. ECR: Eviction-cost-aware cache management policy for page-level flash-based SSDs. Concurrency and Computation: Practice and Experience 33, 15 (2021), e5395.","journal-title":"Concurrency and Computation: Practice and Experience"},{"issue":"3","key":"e_1_3_1_4_2","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1109\/TC.2018.2871683","article-title":"Reducing flash memory write traffic by exploiting a few MBs of capacitor-powered write buffer inside solid-state drives (SSDs)","volume":"68","author":"Chen Xubin","year":"2018","unstructured":"Xubin Chen, Yin Li, and Tong Zhang. 2018. Reducing flash memory write traffic by exploiting a few MBs of capacitor-powered write buffer inside solid-state drives (SSDs). IEEE Trans. Comput. 68, 3 (2018), 426\u2013439.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_1_5_2","first-page":"1247","volume-title":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Cui Jinhua","year":"2018","unstructured":"Jinhua Cui, Youtao Zhang, Jianhang Huang, Weiguo Wu, and Jun Yang. 2018. ShadowGC: Cooperative garbage collection with multi-level buffer for performance improvement in NAND flash-based SSDs. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1247\u20131252."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2019.2910890"},{"key":"e_1_3_1_8_2","first-page":"172","volume-title":"2019 35th Symposium on Mass Storage Systems and Technologies (MSST)","author":"Gao Congming","year":"2019","unstructured":"Congming Gao, Liang Shi, Chun Jason Xue, Cheng Ji, Jun Yang, and Youtao Zhang. 2019. Parallel all the time: Plane level parallelism exploration for high performance SSDs. In 2019 35th Symposium on Mass Storage Systems and Technologies (MSST). IEEE, 172\u2013184."},{"key":"e_1_3_1_9_2","first-page":"54","volume-title":"2015 IEEE International Conference on Networking, Architecture and Storage (NAS)","author":"Hu Yang","year":"2015","unstructured":"Yang Hu, Hong Jiang, Dan Feng, Hao Luo, and Lei Tian. 2015. PASS: A proactive and adaptive SSD buffer scheme for data-intensive workloads. In 2015 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE, 54\u201363."},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.60"},{"key":"e_1_3_1_11_2","volume-title":"MSR Cambridge Traces.","author":"IOTTA SNIA","year":"2007","unstructured":"SNIA IOTTA. 2007. MSR Cambridge Traces.http:\/\/iotta.snia.org\/traces\/block-io\/388"},{"key":"e_1_3_1_12_2","first-page":"1","volume-title":"FAST","author":"Kim Hyojun","year":"2008","unstructured":"Hyojun Kim and Seongjun Ahn. 2008. BPLRU: A buffer management scheme for improving random writes in flash storage. In FAST, Vol. 8. 1\u201314."},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/1453775.1453783"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC50251.2020.00013"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3474393"},{"key":"e_1_3_1_16_2","article-title":"URM: A unified RAM management scheme for NAND flash storage devices","volume":"2022","author":"Li Xiaochang","year":"2022","unstructured":"Xiaochang Li, Jichen Chen, Zhengjun Zhai, Mingchen Feng, and Xin Ye. 2022. URM: A unified RAM management scheme for NAND flash storage devices. Discrete Dynamics in Nature and Society 2022 (2022).","journal-title":"Discrete Dynamics in Nature and Society"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3545008.3545081"},{"key":"e_1_3_1_18_2","first-page":"1","volume-title":"2018 IEEE International Conference on Networking, Architecture and Storage (NAS)","author":"Liu Caiyin","year":"2018","unstructured":"Caiyin Liu, Min Lv, Yubiao Pan, Hao Chen, Yongkun Li, Cheng Li, and Yinlong Xu. 2018. LCR: Load-aware cache replacement algorithm for flash-based SSDs. In 2018 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE, 1\u201310."},{"key":"e_1_3_1_19_2","first-page":"1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Liu Weiguang","year":"2020","unstructured":"Weiguang Liu, Jinhua Cui, Junwei Liu, and Laurence T. Yang. 2020. MLCache: A space-efficient cache scheme based on reuse distance and machine learning for NVMe SSDs. In Proceedings of the 39th International Conference on Computer-Aided Design. 1\u20139."},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2022.3189761"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.5555\/3386691.3386705"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.5555\/1090694.1090708"},{"key":"e_1_3_1_23_2","volume-title":"NAND Flash Memory Datasheet","year":"2017","unstructured":"Micron. 2017. NAND Flash Memory Datasheet. https:\/\/www.micron.com\/content\/dam\/micron\/global\/public\/spectek\/data-sheet\/nand-flash\/tlc\/spectek-256gb-1tb-nand-tlc-a-sync-b16a.pdf"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"e_1_3_1_25_2","volume-title":"Open NAND Flash Interface Specification 5.0","year":"2022","unstructured":"ONFI. 2022. Open NAND Flash Interface Specification 5.0. https:\/\/onfi.org\/files\/onfi_5_0_gold.pdf"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2020.2991213"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2021.3067604"},{"key":"e_1_3_1_28_2","article-title":"Minato: A read-disturb-aware dynamic buffer management scheme for NAND flash memory","author":"Pang Shujie","year":"2024","unstructured":"Shujie Pang, Yuhui Deng, Genxiong Zhang, Jiande Huang, and Zhaorui Wu. 2024. Minato: A read-disturb-aware dynamic buffer management scheme for NAND flash memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024).","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176789"},{"key":"e_1_3_1_30_2","volume-title":"NAND Flash Memory Datasheet","year":"2005","unstructured":"Samsung. 2005. NAND Flash Memory Datasheet. https:\/\/adatasheet.cn\/pdf\/detail\/k9f2g08uxa-datasheet-56115293\/1"},{"key":"e_1_3_1_31_2","first-page":"891","volume-title":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Sha Zhibing","year":"2022","unstructured":"Zhibing Sha, Zhigang Cai, Fran\u00e7ois Trahay, Jianwei Liao, and Dong Yin. 2022. Unifying temporal and spatial locality for cache management inside SSDs. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 891\u2013896."},{"key":"e_1_3_1_32_2","first-page":"561","volume-title":"SC\u201916: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis","author":"Shahidi Narges","year":"2016","unstructured":"Narges Shahidi, Mahmut T. Kandemir, Mohammad Arjomand, Chita R. Das, Myoungsoo Jung, and Anand Sivasubramaniam. 2016. Exploring the potentials of parallel garbage collection in SSDs for enterprise storage systems. In SC\u201916: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 561\u2013572."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102705"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3052028"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575744"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102334"},{"key":"e_1_3_1_37_2","first-page":"429","volume-title":"20th USENIX Conference on File and Storage Technologies (FAST 22)","author":"Wang Qiuping","year":"2022","unstructured":"Qiuping Wang, Jinhong Li, Patrick P. C. Lee, Tao Ouyang, Chao Shi, and Lilong Huang. 2022. Separating data via block invalidation time inference for write amplification reduction in log-structured storage. In 20th USENIX Conference on File and Storage Technologies (FAST 22). 429\u2013444."},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00054"},{"issue":"3","key":"e_1_3_1_39_2","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TCAD.2020.3001262","article-title":"An efficient data migration scheme to optimize garbage collection in SSDs","volume":"40","author":"Wang Shunzhuo","year":"2020","unstructured":"Shunzhuo Wang, You Zhou, Jiaona Zhou, Fei Wu, and Changsheng Xie. 2020. An efficient data migration scheme to optimize garbage collection in SSDs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40, 3 (2020), 430\u2013443.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/2947658"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/2093139.2093140"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2692757"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/3423137"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613147"},{"issue":"1","key":"e_1_3_1_45_2","first-page":"1","article-title":"A write-related and read-related DRAM allocation strategy inside solid-state drives (SSDs)","volume":"22","author":"Yeh Po-Chen","year":"2022","unstructured":"Po-Chen Yeh, Chin-Hsien Wu, Yung-Hsiang Lin, and Ming-Yan Wu. 2022. A write-related and read-related DRAM allocation strategy inside solid-state drives (SSDs). ACM Transactions on Embedded Computing Systems 22, 1 (2022), 1\u201332.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"e_1_3_1_46_2","article-title":"CRFTL: Cache reallocation-based page-level flash translation layer for smartphones","author":"Zhang Jianpeng","year":"2023","unstructured":"Jianpeng Zhang, Mingwei Lin, Yubiao Pan, and Zeshui Xu. 2023. CRFTL: Cache reallocation-based page-level flash translation layer for smartphones. IEEE Transactions on Consumer Electronics (2023).","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"2","key":"e_1_3_1_47_2","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1109\/TPDS.2019.2934458","article-title":"Improving overall performance of TLC SSD by exploiting dissimilarity of flash pages","volume":"31","author":"Zhang Wenhui","year":"2019","unstructured":"Wenhui Zhang, Qiang Cao, Hong Jiang, and Jie Yao. 2019. Improving overall performance of TLC SSD by exploiting dissimilarity of flash pages. IEEE Transactions on Parallel and Distributed Systems 31, 2 (2019), 332\u2013346.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2021.3123276"},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2021.3059640"}],"container-title":["ACM Transactions on Storage"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3728644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T13:32:26Z","timestamp":1762176746000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3728644"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,3]]},"references-count":48,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025,11,30]]}},"alternative-id":["10.1145\/3728644"],"URL":"https:\/\/doi.org\/10.1145\/3728644","relation":{},"ISSN":["1553-3077","1553-3093"],"issn-type":[{"value":"1553-3077","type":"print"},{"value":"1553-3093","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11,3]]},"assertion":[{"value":"2024-03-17","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-03-25","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-11-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}