{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,7]],"date-time":"2026-02-07T05:31:02Z","timestamp":1770442262794,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","funder":[{"name":"European Union HE Research and Innovation programme (SYCLOPS)","award":["10109287"],"award-info":[{"award-number":["10109287"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,4,7]]},"DOI":"10.1145\/3731125.3731136","type":"proceedings-article","created":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T01:40:03Z","timestamp":1751938803000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SYCLARA: An Open Hardware--Software Platform for Evaluating SYCL Applications on RISC-V Vector Accelerators"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-7291-4307","authenticated-orcid":false,"given":"Mojtaba","family":"Rostami Bilandi","sequence":"first","affiliation":[{"name":"EURECOM, Biot, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1148-7876","authenticated-orcid":false,"given":"Ivan Donchev","family":"Kabadzhov","sequence":"additional","affiliation":[{"name":"EURECOM, Biot, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5887-4091","authenticated-orcid":false,"given":"Raja","family":"Appuswamy","sequence":"additional","affiliation":[{"name":"EURECOM, Biot, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2025,7,7]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"crossref","unstructured":"Matheus Cavalcante Fabian Schuiki Florian Zaruba Michael Schaffner and Luca Benini. 2020. Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 2 (2020) 530\u2013543. https:\/\/doi.org\/10.1109\/TVLSI.2019.2950087","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3637543.3652881"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3465998.3466012"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Matteo Perotti Matheus Cavalcante Renzo Andri Lukas Cavigelli and Luca Benini. 2024. Ara2: Exploring Single-and Multi-Core Vector Processing with an Efficient RVV 1.0 Compliant Open-Source Processor. IEEE Trans. Comput. (2024).","DOI":"10.1109\/TC.2024.3388896"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3529538.3529999"},{"key":"e_1_3_3_2_7_2","unstructured":"Andrew Waterman Krste Asanovic and John Hauser. 2019. The RISC-V instruction set manual volume II: Privileged architecture. RISC-V Foundation (2019) 1\u20134."},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"F. Zaruba and L. Benini. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 11 (Nov 2019) 2629\u20132640. https:\/\/doi.org\/10.1109\/TVLSI.2019.2926114","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"IWOCL '25: International Workshop on OpenCL and SYCL","location":"Heidelberg Germany","acronym":"IWOCL '25"},"container-title":["Proceedings of the 13th International Workshop on OpenCL and SYCL"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3731125.3731136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T01:40:32Z","timestamp":1751938832000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3731125.3731136"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,7]]},"references-count":7,"alternative-id":["10.1145\/3731125.3731136","10.1145\/3731125"],"URL":"https:\/\/doi.org\/10.1145\/3731125.3731136","relation":{},"subject":[],"published":{"date-parts":[[2025,4,7]]},"assertion":[{"value":"2025-07-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}