{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:42:35Z","timestamp":1768030955447,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,11,16]]},"DOI":"10.1145\/3731599.3767367","type":"proceedings-article","created":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T16:20:02Z","timestamp":1762532402000},"page":"249-258","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Design and Implementation of a Custom Hardware Accelerator for SZx Compression in Chipyard"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-0731-9200","authenticated-orcid":false,"given":"Connor","family":"Bohannon","sequence":"first","affiliation":[{"name":"Argonne National Laboratory (ANL), Lemont, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1904-5383","authenticated-orcid":false,"given":"Kazutomo","family":"Yohsii","sequence":"additional","affiliation":[{"name":"Argonne National Laboratory (ANL), Lemont, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7339-5256","authenticated-orcid":false,"given":"Sheng","family":"Di","sequence":"additional","affiliation":[{"name":"Argonne National Laboratory (ANL), Lemont, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7890-3934","authenticated-orcid":false,"given":"Franck","family":"Cappello","sequence":"additional","affiliation":[{"name":"Argonne National Laboratory (ANL), Lemont, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5994-5402","authenticated-orcid":false,"given":"Antonino","family":"Miceli","sequence":"additional","affiliation":[{"name":"Argonne National Laboratory (ANL), Lemont, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2025,11,15]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"crossref","unstructured":"Alon Amid David Biancolin Abraham Gonzalez Daniel Grubb Sagar Karandikar Harrison Liew Albert Magyar Howard Mao Albert Ou Nathan Pemberton et\u00a0al. 2020. Chipyard: Integrated Design Simulation and Implementation Framework for Custom SoCs. IEEE Micro 40 4 (2020) 10\u201321.","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_3_2_3_2","unstructured":"Krste Asanovi\u0107 and David\u00a0A Patterson. 2014. Instruction sets should be free: The case for RISC-V. EECS Department University of California Berkeley Tech. Rep. UCB\/EECS-2014-146 (2014)."},{"key":"e_1_3_3_2_4_2","volume-title":"The Rocket Chip Generator","author":"Asanovi\u0107 Krste","year":"2016","unstructured":"Krste Asanovi\u0107, Rimas Avizienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Daniel Dabbelt, John Hauser, Adam Izraelevitz, Sagar Karandikar, Ben Keller, Donggyu Kim, John Koenig, Yunsup Lee, Eric Love, Martin Maas, Albert Magyar, Howard Mao, Miquel Moreto, Albert Ou, David\u00a0A. Patterson, Brian Richards, Colin Schmidt, Stephen Twigg, Huy Vo, and Andrew Waterman. 2016. The Rocket Chip Generator. Technical Report UCB\/EECS-2016-17. EECS Department, University of California, Berkeley. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html"},{"key":"e_1_3_3_2_5_2","unstructured":"J Bachrach H Vo B Richards and Y\u00a0Lee DAC an d\u00a02012 Design. 2012. Chisel: constructing hardware in a Scala embedded language. DAC Design Automation Conference (2012) 1212\u20131221."},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_3_2_7_2","unstructured":"Franck Cappello Allison Baker Ebru Bozda Martin Burtscher Kyle Chard Sheng Di Paul Christopher\u00a0O Grady Peng Jiang Shaomeng Li Erik Lindahl Peter Lindstrom Magnus Lundborg Kai Zhao Xin Liang Masaru Nagaso Kento Sato Amarjit Singh Seung\u00a0Woo Son Dingwen Tao Jiannan Tian Robert Underwood Kazutomo Yoshii Danylo Lykov Yuri Alexeev and Kyle\u00a0Gerard Felker. 2025. Lossy Compression of Scientific Data: Applications Constrains and Requirements. arxiv:https:\/\/arXiv.org\/abs\/2503.20031\u00a0[astro-ph.IM] https:\/\/arxiv.org\/abs\/2503.20031"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195647"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"Sheng Di Jinyang Liu Kai Zhao Xin Liang Robert Underwood Zhaorui Zhang Milan Shah Yafan Huang Jiajun Huang Xiaodong Yu et\u00a0al. 2025. A survey on error-bounded lossy compression for scientific datasets. ACM computing surveys 57 11 (2025) 1\u201338.","DOI":"10.1145\/3733104"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Mike Hammer Kazutomo Yoshii and Antonino Miceli. 2021. Strategies for on-chip digital data compression for x-ray pixel detectors. Journal of Instrumentation 16 01 (2021) P01025.","DOI":"10.1088\/1748-0221\/16\/01\/P01025"},{"key":"e_1_3_3_2_12_2","unstructured":"Florian Heilmann Christian Brugger and Norbert Wehn. 2013. Investigate the high-level HDL Chisel. ResearchGate (2013). https:\/\/www.researchgate.net\/publication\/267038024_An_Empirical_Evaluation_of_High-level_Synthesis_Languages_and_Tools_for_Database_Acceleration"},{"key":"e_1_3_3_2_13_2","unstructured":"John Hennessy and David Patterson. 2018. A New Golden Age for Computer Architecture: Domain-Specific Hardware\/Software Co-Design Enhanced. ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA) (2018)."},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_3_2_16_2","unstructured":"Antonino Miceli Kazutomo Yoshii and Ian\u00a0T Foster. 2022. Pushing compute and AI onto detector silicon. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2205.10602 (2022)."},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"e_1_3_3_2_18_2","volume-title":"NVIDIA Blackwell Architecture Technical Overview","author":"Corporation NVIDIA","year":"2024","unstructured":"NVIDIA Corporation. 2024. NVIDIA Blackwell Architecture Technical Overview. Technical Report. NVIDIA Corporation. https:\/\/www.scribd.com\/document\/765663960\/NVIDIA-Blackwell-Architecture-Technical-Overview Technical documentation highlighting Blackwell\u2019s dedicated Decompression Engine for database analytics."},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.5555\/1521499"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"crossref","unstructured":"Kalin Ovtcharov Olatunji Ruwase Joo-Young Kim Jeremy Fowers Karin Strauss and Eric\u00a0S Chung. 2015. Accelerating deep convolutional neural networks using specialized hardware. Microsoft Research Whitepaper 2 11 (2015) 1\u20134.","DOI":"10.1109\/HOTCHIPS.2015.7477459"},{"key":"e_1_3_3_2_21_2","volume-title":"The RISC-V Reader: An Open Architecture Atlas","author":"Patterson D.\u00a0A.","year":"2018","unstructured":"D.\u00a0A. Patterson and A. Waterman. 2018. The RISC-V Reader: An Open Architecture Atlas. Strawberry Canyon."},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-57236-8"},{"key":"e_1_3_3_2_23_2","volume-title":"TileLink Specification","author":"Inc. SiFive","year":"2018","unstructured":"SiFive Inc.2018. TileLink Specification. Technical Report. SiFive Inc.https:\/\/starfivetech.com\/uploads\/tilelink_spec_1.8.1.pdf Official TileLink interconnect specification defining the cache-coherent protocol for RISC-V systems."},{"key":"e_1_3_3_2_24_2","unstructured":"Wilson Snyder. 2013. Verilator: Open simulation-growing up. DVClub Bristol (2013)."},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/XLOOP54565.2021.00007"},{"key":"e_1_3_3_2_26_2","volume-title":"3rd Summit on Advances in Programming Languages (SNAPL 2019)","author":"Truong Lenny","year":"2019","unstructured":"Lenny Truong and Pat Hanrahan. 2019. A golden age of hardware description languages: applying programming language techniques to improve design productivity. In 3rd Summit on Advances in Programming Languages (SNAPL 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_3_2_27_2","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)","author":"Wolf Clifford","year":"2013","unstructured":"Clifford Wolf, Johann Glaser, and Johannes Kepler. 2013. Yosys \u2013 a free Verilog synthesis suite. In Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)."},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"crossref","unstructured":"Wm\u00a0A Wulf and Sally\u00a0A McKee. 1995. Hitting the memory wall: Implications of the obvious. ACM SIGARCH computer architecture news 23 1 (1995) 20\u201324.","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3624062.3625534"}],"event":{"name":"SC Workshops '25: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis","location":"St Louis MO USA","acronym":"SC Workshops '25","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"]},"container-title":["Proceedings of the SC '25 Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3731599.3767367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T19:36:54Z","timestamp":1767987414000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3731599.3767367"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,15]]},"references-count":28,"alternative-id":["10.1145\/3731599.3767367","10.1145\/3731599"],"URL":"https:\/\/doi.org\/10.1145\/3731599.3767367","relation":{},"subject":[],"published":{"date-parts":[[2025,11,15]]},"assertion":[{"value":"2025-11-15","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}